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Chapter 1. Introduction
This thesis deals with the application of mismatch-shaped multibit DACs for delta-
sigma modulators. The gbal of the thesis is to introducenew mismatch-shaping algorithms
and to verify their effectiveness in real systetns. The knowledge gained will helpto extend
the application range of delta-sigma modulators.
1.1 Motivation
The increased use of digital signal processing in integrated circuits has driven the
development of analog-to-digital and digital-to-analog converters (ADCs and DACs) [1]to
serve as interfaces between the analog and digital domains.
Delta-sigma modulation [2] is currently a very popular technique for making high-
resolution ADCs and DACs. These oversampled data converters have several advantages
over Nyquist-rate converters, including an insensitivity to many analog component
imperfections, a simpler anti-aliasing filter and reducedaccuracy requirements in the
sample-and-hold. Delta-sigma modulator circuits feature oversampling, noise-shaping and
often one-bit quantization. Although the initialuses of delta-sigma modulators were in the
audio field, the development of bandpass modulators openedup the application range to
systems which convert intermediate-frequency (IF), or even radio-frequency (RF), analog
signals directly to digital form. Examples of such systems include radar, personal
communication systems and instrumentation.
Conventionally, delta-sigma modulators adopt one-bit quantization due to the
inherent linearity of a one-bit DAC. However, multibit quantizationcan greatly improve2
the performance of the modulator in terms of higher signal-to-noiseratio (SNR) and higher
operating bandwidth [3]. Unfortunately, the DAC linearity required for these benefitsto be
realized is usually well beyond that which is practical andpresents a major limitation to the
use of multibit delta-sigma modulators. Nonetheless, several techniques have been
presented which can avoid this limitation. In this thesis,one such method, mismatch-
shaping, will be described in detail and applied to both lowpass and bandpass modulators.
Most delta-sigma modulators in production todayare implemented by discrete-time
circuits, with switched-capacitor (SC) circuits implementations being by far themost
popular However, for high-speed applications where highly accurate samplingmay not be
available, continuous-time circuits offer several ktvantages. To exploit the advantage of
multi 'pit quantization in a continuous-time modulator,a new mismatch-shaping scheme
needs to be developed which can deal with dynamic and staticerrors effectively.
These considerations provide. the motivation for the investigation of several
mismatch-shaping schemes, as well as the design and test ofa current-mode unit element
DAC to verify the proposed algorithms.
1.2 Thesis Outline
Chapter 2 provides an overview of the delta-sigma technique and the state of the art.
Chapter 3 describes the principle of mismatch-shaping in detail andcompares the proposed
new algorithms with those already in existence. In Chapter 4 a current-mode unit-element
DAC (UEDAC1) is tested to identify majorerror sources. The design of a second-
generation unit element current-mode DAC (UEDAC2) is described in Chapter 5.
Experimental results are illustrated in Chapter 6 which confirm the effectiveness of the
schemes proposed in this thesis. Better performance in terms of linearity and speed has also3
been achieved through the design of UEDAC2. Chapter 7 summarizesthe thesis and gives
directions for future work.4
Chapter 2. Delta-Sigma Background
This chapter presents the material necessary to understand delta-sigma modulators
in general and this thesis in particular. Starting witha brief review of analog-to-digital
conversion, the discussion progresses to first-order, and then high-order delta-sigma
modulators. Bandpass delta-sigma modulatorsare presented as generalizations of lowpass
discrete-time modulators. The advantages of multi-bit quantizationin delta-sigma
modulators are covered, followed by a brief review of existing schemes for overcomingthe
linearity limitation of multi-bit quantization. A review of the state-of-the-art indelta-sigma
converters concludes this chapter.
2.1 Analog-to-Digital Conversion
An analog-to-digital converter (ADC) (1is a system that converts an analog
quantity, such as voltage or current, intoa digital quantity. A clock is used to sample the
input signal and to initiate the conversion. Nyquist's sampling theoremstates that the
minimum sampling frequency f min should be at least two times the signal bandwidth fB
in order to make recovery of the signal possible. An anti-alias filter is requiredto remove
components above fs/ 2 which might otherwise alias into the signal band.
An ideal n-bit linear ADC has 2" quantization steps. Assumingan input signal
range of ±1, the quantizer step height, or the value of the least-significant-bit, is
= 2/(2"1).Assuming that o is small, the error e between the input analog quantity
and the corresponding quantized value has the statistics ofa random variable uniformly
distributed over [ A /2, A/2].Under these assumptions the mean-square value of e, i.e.
the power of the error signal, is y= A2/12. The largest sine-wave signal which does not
overload the ADC has an amplitude of 1 anda power of -3 dB. A simple calculation then5
shows that the maximum signal-to-noise ratio (SNR) ofan ideal n-bit linear ADC with a
sine-wave input is therefore approximately 6n dB.
In a conventional Nyquist rate ADCor DAC (digital-to-analog converter), higher
resolution is achieved by using smaller step sizes. However, smallsteps require the use of
precisely-matched analog components. As a result, the practical limit with current
(untrimmed) circuit techniques is about 11 bits of resolution. Trimmed circuitscan achieve
16 or more bits of resolution, but are expensive. Ina Nyquist rate ADC or DAC, precision
analog circuits, such as high-gain opamps, linear integrators, etc., have no opportunity to
exert their power because a complete conversion must be performed in every clock period.
Delta-sigma modulation increases the sampling rate (above the Nyquist rate)to provide the
freedom that allows the features of precision analog circuits to be exploited.
Oversampling [2] is simply the process of sampling faster than the Nyquist criterion
requires. If the signal occupies the band from DC to fB and the samplingrate is fs, the
oversampling ratio R is defined as R= fs/(2f B). Oversampling eases the anti-alias filter
design since a wide transition band is created by the increased separation between the
signal band and itsfirstalias. For an ADC with broadband quantization noise,
oversampling also reduces the amount of in-band quantization noise. This allows the
conversion to be more accurate than the resolution of the quantizer. Specifically,an
increase in resolution of 0.5 bit results from each octave increase in the oversampling ratio.
As the next section will show, delta-sigma modulation improves significantlyon this trade-
off.
2.2 First-Order Delta-Sigma Modulator
A first-order delta-sigma (AE) converter (MOD1) [2], consisting ofan analog
integrator, a single-bit quantizer (comparator),a single-bit DAC and a digital decimation6
filter, is shown in Figure 2.1. Onemay view the "delta" and "sigma" as referring to the
analog operations in the system loop: subtraction of the fed backoutput signal from the
input signal and accumulation (integration) of the differences. In order for theoutput of the
integrator to be bounded, the DC component of the feedbackmust be exactly the same as
that of the input signal. If this is true, the first-orderconverter has ideally unlimited
resolution, at least for DC signals. The digital lowpass decimation filterremoves the out-
of-band noise and produces a high-resolution digital representation of the input.
The output of MOD1 in thez domain is
V(z) = z 1 U(z) + (1 z-1)E(z), (2.1)
where V is a discrete-time binary-valued signal, U isa discrete-time continuous-amplitude
signal and E is the quantization error [4]. According to Eq. (2.1), the quantizationerror is
frequency-shaped by the function H(z)= 1z-1.This noise transfer function (NTF) has
a zero at DC and thus suppresses the quantization noise in the vicinity of DC. The spec-
trum of the output of MOD1 shown in Figure 2.2 clearly shows this effect.
Assuming that E is white with power se,the in-band noise power for MOD1 is
2 2it 22
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Figure 2.1: MOD1: A first-order delta-sigma ADC.
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where cY2 = =if e is uniformly distributed in [-1, 1].
e 2 3
Eq. (2.2) predicts that an octave (factor of two) increase in R will increase the SNR
by 9 dB (= 1.5 bits by the 6 dB= 1 bit rule). With an oversampling ratio of 100, the rms
noise level in the band of interest should beon the order of 10-3 , or -60 dB. In principle,
the in-band noise can be made as smallas desired, simply by making R large enough. Thus,
MOD1 has potentially unlimited accuracy, independent ofcomponent matching errors and
many other non-idealities. In general, the resolution of a delta-sigma converter is improved
by clocking faster (which is easy) and not by making larger,more sensitive analog circuitry
(which is hard). In practice, the achievable linearity is limited by the resolutionof the
analog components.
A switched-capacitor implementation of MODI is shown in Figure 2.3. The
integrator is realized by 1 opamp, 2 capacitors and 4 switches; the DAC by 2 reference
dB
20
40
z--1
10-2 10
o
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(a)
Signal
Shape
quanti
noise
10-2 100
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(b)
Figure 2.2: (a) The frequency response of 1z-I,and (b) the simulated spectrum
of a first-order delta-sigma modulator witha sine-wave input shows the shaping of
quantization noise.8
voltages and 2 switches; and the quantizer bya simple comparator and a D flip flop. The
analog circuitry is seen to be quite trivial.
An important property of single-bit modulators is what is often referredto as
"inherent linearity" [5]. This propertycomes from the fact that the input-output transfer
curve of any static two-level DAC can be modeled exactly by a straight line joining the two
points on the curve. A binary DAC is therefore ideal andcannot introduce errors other than
simple offset and gain errors. Theseerrors do not introduce distortion and the conversion
is "linear."
One important phenomenon observed in MOD1 is that the output will be periodic
with rational DC inputs [6][7][8]. Withan irrational DC input, MOD1's output is not
periodic. In both cases, however, the quantization noise hasa discrete spectrum, rather than
the white spectrum assumed in Eq. (2.2). The methods used to whiten the noise include
dithering the quantizer [9][10], chaotic modulation [11][12][13] and multi-bit quantization.
The first two methods degrade theaverage SNR somewhat, with dithering providing the
least degradation for a given immunity to limit cycles. Multi-bit quantization is themost
attractive since it increases the modulator's resolution while simultaneously reducing the
u
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Figure 2.3: A switched-capacitor implementation of MOD1.9
modulator's susceptibility to limit cycles. However, multi-bit quantization has generally
been avoided because it destroys the inherent linearity property of the feedback DAC. This
thesis shows how to overcome this obstacle.
The primary disadvantage of MOD1 is thata high oversampling ratio is needed to
achieve high resolution. For example, ifwe want 16-bit resolution with single-bit
quantization, the oversampling ratio must be about 1500. Except forvery low-frequency
applications, a high oversampling ratio leads toa high sampling frequency and thus
difficulties in implementation. As the next section will show, the oversampling ratio
requirement for a given resolution can be relaxed if higher-order and/or multi-bit delta-
sigma modulators are used.
2.3 High-Order Delta-Sigma Modulators
A general model of a discrete-time single-quantizer delta-sigma modulator is given
in Figure 2.4. This figure shows that sucha system consists of three basic parts: a loop
filter, a quantizer and a feedback DAC. Modeling the quantizer with V= Y + E, the output
of the modulator is
L.0. TG4
Loop Filter
V
1
H
Quantizer
<DAC
G U+ HE
Figure 2.4: A general model of a discrete-time single-quantizer delta-sigma
modulator.10
V(z) = G(z) U(z) + H(z)E(z), (2.3)
where G(z) and H(z) are the signal transfer function (STF) andnoise transfer function
(NTF), respectively, of the modulator. To achieve spectralseparation between signal and
noise, the STF must be approximatelyone in the band of interest whereas the NTF must
be approximately zero.
The simplest high-order delta-sigma modulator is the double-loop,or second-order,
delta-sigma modulator [14], shown in Figure 2.5 [15]. The signal transferfunction G(z) and
the noise transfer function H(z) of this modulatorare
G(z) =
H(z)
z
2 + (- 1 + a+++ (1
z2+(-2+a+13)z+(1 -P)
z2+(---1+a+13+7)z+(1---13-y)
and (2.4)
(2.5)
In the standard case,(a, 13, y) = (0, 0, 1 ),and so H(z) = (1z-1)2.This
modulator will be referred to as MOD2. Again assuming that E is whitewith power szs2,
the noise power in the band of interest is
x2=y
-1
Figure 2.5: A general second-order delta-sigma modulator.
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and thus MOD2 achieves a 15 dB (2.5 bit) increase in the SNR for eachoctave increase in
R 6 dB (1 bit) per octave better than the first-order modulator.
The above technique can be extended to higher order modulators by addingmore
feedback loops to the circuit. In general, whena modulator has L loops and is not
overloaded, it can be shown that the in-bandrms modulation noise power is
IC 2 ae2E2L
N6 = IH(ejW)12d03-,--.
2L + TC0 R2L+ 1
when the NTF takes the form
H(z) = (1--
(2.7)
(2.8)
Eq. (2.7) shows the modulation noise falls by 6L3 dB for every doubling of the
sampling frequency, thus providing L + 0.5 extra bits of resolution. Although the NTF in
Eq. (2.8) can exhibit exceedingly high SNR when L is large, it isnot achievable in practice
because a modulator with this kind of NTF is not stable witha binary quantizer for L
greater than 2.
At the moment, there is no rigorouslyproven criterion for choosing an H(z) which
ensures the stability of a binary modulator. One way to design a high-order and stable
modulator employing a binary quantizer is to lower 111/L,the maximum gain of the NTF.
Lee [16][17] claimed that if 11H11is less than 2, then the modulator is stable. Based on this
rule of thumb, numerous high-order modulators have been designed. In [16]an
optimization program was used to minimize the value of in-band noisepower subject to
stability constraints. It was found that there isa simple qualitative relationship among12
111/IL,the stable input range and the attenuation of the NTF. In particular, ifa higher value
for the 11H1L constraint is used, then the inputrange is smaller but the attenuation of NTF
in the band of interest is higher. Anotherway to maintain the stability of high-order
modulators is through the use of multi-bit quantization,a tactic which will be explored in
Section 2.5, "Multi-bit Delta-Sigma Modulators,"on page 16.
2.4 Bandpass Modulators
A lowpass delta-sigma modulator places NTFzeros near (0 = 0 in order to null
quantization noise in a narrow band around DC. Noise-shapingcan be extended to the
bandpass case simply by placing the NTFzeros at a non-zero frequency (no.Quantization
noise is nulled in a narrow band around coo,and the output bit-stream accurately represents
the input signal in this narrow band. A system which achieves thisresult is called a
bandpass delta-sigma modulator [19][20][21]. Figure 2.6compares the pole/zero locations
of the NTFs for lowpass and bandpass modulators. Aswas the case for lowpass modulators,
the oversampling ratio of a bandpass modulator is definedas R = f /2j'B, but now tB
corresponds to the width of the band about the center frequency.
=
a) Lowpass
=
= 0
R =
coB b) Bandpass
Figure 2.6: The passband and pole/zero locations of the noise transfer functions
for a) lowpass and b) bandpass AZ modulation.13
The obvious advantage of a bandpass delta-sigma modulator is that the sampling
frequency is only several times (2n /coo) greater than the signal center frequencycon . A
direct implementation of a lowpass delta-sigma modulator foran intermediate-frequency
(1F) or radio-frequency (RF) narrow band signal would result ina sampling rate which is
much higher than that required by a bandpass modulator
A conceptual diagram of a bandpass delta-sigma ADC is illustrated in Figure 2.7.
A narrowband analog input is converted directly toa 1 bit oversampled digital signal with
noise-shaping around the passband. The decimation filtersuppresses the out-of-band
quantization noise and downsamples the 1 bit signal to yielda baseband digital signal. The
decimation filter for a bandpass modulator is similar to that ofa lowpass modulator.
The primary motivation for the development of bandpass converters is their ability.
to convert modulated narrowband. signals directly to digital form. Examples of systems
where this operation is important include radar, digital communication andmeasurement
systems. In the. context of these systems, early conversion to digital at either the IFor even
the RF stage results in a more robust system with improved IF-strip testability and provides
opportunities for coping with multiple broadcast/data formats. As shown in Figure 2.8, the
competing "zero-IF" receiver architecture does quadrature mixing with analogcomponents
U
analog
input
-fs/2
Bandpass
Modulator
signalI.
fs/2
1 bit @ fs
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Decimation
Filter/ digital
n @ fsoutput
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signal
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Figure 2.7: A diagram of a bandpass delta-sigma ADC.14
while the bandpass modulator does such mixing digitally. Since it is hardto maintain
quadrature with analog components but it iseasy to keep digital signals in perfect
quadrature, systems (such as digital communication systems) which relyon the separation
between I and Q are more ideal if mixing is done digitally.
Again, assuming the quantization noise is white withpower ,the in-band noise
power for a bandpass modulator of order 2n where
a) bandpass conversion
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As with a lowpass modulator of order n, the resolution ofa bandpass modulator of order
2n increases by n+ 0.5 bits with every octave increase in R. The design considerations
for a. bandpass NTF are the same as those for lowpass NTFs.
Figure 2.9 shows the spectrum of the output of a sixth-Order bandpass delta- :sigma
;T.
modulator with a center frequency =
4
.The in -band sine wave input is faithfully
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Figure 2.9: The spectrum of the output of an example sixth-order modulator with
a -10 dB peak input (relative to the DAC feedback levels). The bandwidth
associated with each point is it /512 radians.16
reproduced, yielding a spectral line insidea noise valley, but outside this valley large
amounts of quantization noise would dominateany out-of-band signal components.
Bandpass delta-sigma modulatorsare most attractive for the conversion of high-
frequency narrowband signals to digital form [20] -[26]. InChapter 6 a sixth-order bandpass
delta-sigma DAC will be designed and implemented.
2.5 Multi-bit Delta-Sigma Modulators
The constraint on 111/11_ for high-order delta-sigma modulatorsresults from the
limited dynamic range of a one-bit quantizer, which producesa large amount of noise
compared to a multi-bit quantizer. Therefore,an obvious improvement is to use a multi-bit
quantizer in place of the one-bit quantizer in Figure 2.4. Withthe increased number of
quantizer levels and the accompanying reduction in the quantizationnoise power, the III/IL
constraint can be loosened and the performance of the modulatorimproved. For example,
an ideal fifth-order lowpass delta-sigma modulator witha 3 -hit quantizer is stable. when
= 6.25 and achieves a SNR of 114 dB at an oversampling ratio of 32. Buta binary
delta -sigma modulator requiresill-/L1.6 to be stable and only 70 dB SNR can be
achieved at an oversampling ratio of 32.
A second advantage of multi-bit quantization is that theoutput of a multi-bit delta-
sigma modulator is a smoother waveform thatmore closely resembles the desired signal
than the full-scale, PWM-likesquare-wave output of a single-bit modulator. This accurate
tracking in the time-domain allowsa DAC system to use a less aggressive analog
reconstruction filter and gives a continuous-time ADCsystem lower sensitivity to feedback
jitter.17
Unfortunately, the inherent linearity property of the DAC is lost, and the linearity
requirements are severe. AssumingEDAC is the noise introduced by the DAC, the linear
model of a multi-bit delta-sigma modulator is
V = GU +HE + (H 1)EDAc, (2.11)
where (H1)EDAc = EDAC in the band of interest. The performance of the modulator
is limited by the larger ofEDAC and the noise-shaped E signal. Typically, the error of the
DAC is dominant since it is caused by the mismatchamong the analog components and
matching better than 11 bits is difficult. Despite this apparently fatal flaw, the potentialof
multi-bit quantizers for achieving high performance has driven the search for solutions,
several of which will be described in the next section.
2.6 Existing DAC Architectures for Improved Linearity
Digital correction 127] has been proposed and demonstratedas one means for
allowing multi-bit quantization. This technique assumes that the DACerrors are fixed,-and
available as digital quantities. In this approach, EDAC is digitally addedto the modulator
output, resulting in V + EDAC = GU + HE + HEDAC. This simple operation results in
noise-shaped DAC errors. The drawbacks of the digital correction schemeare the need for
a calibration cycle, the requirement that the DAC errors not be subject to drift and theuse
of more complex digital circuitry.
Other techniques which have received attention include theuse of element
randomization, individual level averaging, andmore recently, noise-shaped element usage.
The principle behind these schemes is to convert the element mismatcherror from a DC
error into a wide-band noise by choosing different elements to represent a digital input code
at different times, a process referred to as dynamic element matching (DEM). With
randomized element usage [28], the mismatcherror is converted to a white noise, instead18
of the harmonic tones which may exist ifno randomization is used. However, randomized
element usage does not preserve the shaping of the noise and the SNR, improvement is
limited. In contrast, the individual-level-averaging schemes of Leung [29], [30], the noise-
shaped element usage of Kwan and Adams [31] and the element rotation scheme of Story
[32], Jackson [33], Baird and Fiez [34][35] represent major steps to improve the SNR in
the passband compared to dynamic element randomization while avoiding the generation
of tones. Although each of these schemes were derived independently, they all result in the
same remarkable feature: first-order noise-shaped DAC errors. The main contribution of
this thesis is to generalize the first-order results ina variety of ways, including arbitrary
shaping (lowpass/bandpass) and arbitrary implementation (discrete-time/continuous-time).
The existing techniques and their generalizations will be discussed in Chapter 3.
2.7 Benchmarks
Some current delta-Sigma ADC benchmarks are summarized and plotted in
ligure 2.10. Except [40] (which is implemented in JnP HBT technology), all the othersare
silicon CMOS implementations. [36][37][38][39][41][42][47]. Compared with other types
of data converter (such as flash, pipelined, algorithmic, etc.). delta-sigma ADCs achieve the
highest resolution, with 20.5 bits of dynamicrange being the highest value reported [36].
it should be noted that single-bit quantization is still quite popular in loW-frequency
applications [36][38]. However for high speed applicatiOns, delta-sigma modulators
employing multi-bit quantization become indispensable [37][39][41].
2.8 Summary
Delta-sigma modulation has three key features: oversampling, noise-shaping and
(until recently) one-bit quantization. Oversamplingmeans sampling at a rate above the
Nyquist rate, and the oversampling ratio is typically greater than 64. Noise-shapingmeans
attenuating the quantization noise at those frequencies which are of interest, and is achieved22
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by embedding a quantizer in a feedback loop. One-bit quantizationmeans that the
modulator output is only one bit wide and gives rise to the inherent linearproperty of delta-.
sigma modulators.
Modulators can be designed which faithfully reproduce signalsnear DC (lowpass
modulators) or near a non-zero frequency (bandpass modulators). Modulatorscan also
make use of multi-bit quantization, but doingso puts stringent linearity requirements on the
internal multi-bit DAC.
To convert a delta-sigma modulator `s bit-stream output to standard PCM data,a
decimation filter is needed. This filterremoves the out-of-band quantization noise and
produce noise-free data at a reduced sampling rate.20
Chapter 3. Advanced Mismatch Shaping
In this chapter, the principle of mismatch-shaping is covered in detail. Several
existing schemes are examined and their performance compared. Twonew mismatch-
shaping schemes, bandpass mismatch shaping and modified mismatch shaping,are
presented and analyzed theoretically. Bandpass mismatch shaping is useful in thecontext
of a discrete- -time bandpass delta-sigma modulator, while modified mismatch-shaping is
intended for use in a continuous-timeiovvpass modulator. Lastly, the implementation of
these newly developed schemes are considered.
Principle of Mismatch Shaping
To realize the possible high performance of delta-Sigma modulators with Multi-bit
quantization, we have to overcome the DAC linearity limitation. An effectiveway to
achieve this goal is through the use'of mismatch shaping [341[351 Mismatch shaping refers
to the process of applying the noise-shaping principle to the errors caused by element
mismatch [43][44]. By modulating the element control signals ina manner analogous to AI
modulation, the errors caused by element mismatchare endowed with a noise-shaped
spectrum.
Figure 3.1 shows the system diagram of a multi-bit delta-sigma DAC together with
a mismatch-shaping unit element DAC. The upper portion of the diagram depicts an
ordinary delta-sigma modulator realized with the error-feedback structure, while the lower
portion depicts the key part of the mismatch-shaped multibit DAC: the element selection
logic. The two blocks are drawn in amanner which emphasizes their similarity. The signals
in the element selection logic that are vectorsare denoted with bold text and heavy lines.
The output of the selection logic controls the unit-element DAC and the selected elements21
are summed to form the output of DAC. Figure 3.2 is a conceptual diagram of an M+1 level
DAC employing M unit elements.
The modulator block accepts a finely-quantized signal,u, and produces a coarsely-
quantized signal, v. Denoting the Z-transform of the quantizererror by E(z), the output of
the modulator is:
V(z) = U(z) + H1(z)E(z). (3.1)
Thus, the output of the modulator is equal to its input plusan error term which, by
suitable choice of Hi, the NTF of modulator,can be designed to have a small magnitude in
r
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quantizer
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Unit-Element DAC
select de_ M unit elements J-11; dv
Figure 3.1: The system diagram of a multibit delta-sigma DAC, showing the digital
delta-sigma modulator, the element-selection logic and the unit-element DAC.22
a selected frequency range. For the purpose of this discussion, assume thatv is quantized
to one of the M+1 integers in [0, M].Using multibit quantization with M 2N, ahigh-
order NTF I-11(z) = (1z-1)N can be realized without regard to the restriction imposed
by the Lee criterion [16]; the stability of the modulator is guaranteed.
At each time step n, the element selection logic determines which v(n) of the M unit
elements will be used to form the analog output value. Theoutput of the selection logic is
sv, a 1 x M vector containing v ones and M-v zeros. Each unit element in the DAC is
controlled by a specific component ofsv, so the output of the DAC will be an analog
version of v plus an accumulated error term due to element mismatch. It is the function of
the selection logic to ensure that theerror term has a shaped spectrum.
The selection rector, sv, is computed in.a manner analogous to that which produces
v, namely each component of sv is the ontput of a modified delta - sigmagma modulator realized
sv
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Figure 3.2: A conceptual diagram of an M+1 level DAC employing M unit elements.23
with the error feedback structure. The main modification is in thevector quantizer, but this
modification does not affect the basic operation of the element selection logic.A discussion
of the vector quantizer and the su input will be delayed until later.
Observing that sv is computed in amanner analogous to that which produces v, the
output of the selection logic may be written immediatelyas
SV(z) = Si _Az + II2(z)SE(z). (3.2)
Now, let de be a (fixed) 1 x M vector containing the difference between the value
of each unit element in the DAC and the mean of all the elements.As a result .of this
definition, the sum of the components of de is preciselyzero:
11de , (3.3)
where ab represents the scalar (dot) product of two vectors.
Since the error between the actual output of the DAC and its idealoutput is Si'de,
the DAC error is
SV(z)de = [Stj(z)5, 1+ H2(z)SE(z,de = SU(z). 0 + H2(z)(SE(z)de)
= H2(z)(SE(z)de). (3.4)
The above equation shows that static DACerrors are shaped by the transfer function
112, provided, of course, that the se signal is bounded. This result is independent ofthe su
input signal, the operation of the vector quantizer andmost importantly, the errors in the
unit elements.24
Based on the element usage requirement. v(n) andon the contents of the vector sy(n)
(which can be interpreted the 'desired usage' of each elementin the array at time step n),
the vector quantizer sets certain elements of sv(n)to one. Thus, sv(n) is the 'actual usage'
of the element in the array. Theerror of this quantization operation, se(n), is fed back
through an array of 112-1 filters and addedto the scalar-valued selection logic input, su(n)
to form subsequent samples of sy(n). In the original version of thissystem, su(n) is equal
to the negative minimum value of the filter outputs, thus allcomponents of sy(n) are
positive, with the smallest component equal tozero. The addition of a scalar to -all elements
in the sy vector does not disturb the noise-shapingproperty of the selection logic; its
purpOse is simply to reduce the magnitude of the signals which needto be stored and-
processed. The vector quantizercan be implemented with a sorting function block: it
selects the largest 1,(n) number of elements from its inputvector sy(n) and sets the
corresponding elements of sv(n) to one. The operation of sorting the largestvalue of sy(n).
minimizes the instantaneous magnitude of the -quantizationerror vector- se(n).
By combining Eq. (3.1) and Eq. (3.4),we find that
DV(z)U(z) + H i(z)E(z) + H2(z)(SE(z)de). (3.5)
This equation shows that the DAC output is equalto the modulator input plus two error
terms. The first error term is the quantization noise of the (M+1)-level quantizer, shaped
by the noise transfer function Hi of the modulator. The seconderror term is the element
mismatch error, multiplied by the selectionerror and shaped by the mismatch-shaping
function H2.
Like regular delta-sigma modulators, the selection logic loop around thevector
quantizer cannot be delay-free,so H1 must be strictly causal (first impulse-response
coefficient zero) [45]. This consideration resultsin the realizability constraint25
H2(.0) = 1. (3.6)
Furthermore, like regular delta-sigma modulators, the element selection logic is
subiect to instability. The su inputsequence, the value of H2 and the quantizer algorithm all
affect the stability of the element selection logic. Asa result, proving the stability of the
selection logic is a much more difficult problem than proving the stability ofa simple
binary delta-sigma modulator. Althougha proof of the stability of the selection logic is an
unsolved problem, simulations can be used toensure that the selection logic is stable.
Figure 3.3 shows the MATLAB [701 simulation result fora third-order delta-sigma .
modulator with an 8-element DAC. Here a 1% mismatch error is assumedto exist. When
no mismatch-shaping is employed, as shown in Figure 13(a), an increased -noise floor and
generation of harmonic- tones results. When first -order mismatch- shaping is used (i.e.
H(z) = iz-1), the noisefloor and harnionics, are first-order shaped and decreased
dramatically, as Figure 3.3(b) shows.
(a)
(b)
10-4 10-3 10-2 Frequency(fs=1.0)
Figure 3.3: Simulation results for an 8-level delta-sigma DAC with 1%
mismatch error: (a) without shaping (b) with first-order mismatch shaping.26
Although thestructure shown in Figure 3.2 works in principle,a direct
implementation of it may have several difficulties. First,note the signals denoted with bold
text and heavy lines are vectors, implying a huge amount of logic and arithmetic operations.
Second, the vector quantizer and the `-min()' block require sorting operations.Even though
there are some partial-sorting algorithms [53] (a novel partial sorting algorithm willbe
introduced in the next section), their implementation still requiresa huge amount of
hardware. Third, first-order mismatch-shaping is usually adequate; second-orderand
higher order mismatch-shapingare not necessary in most applications. 'Therefore, a simpler
and more efficient way of implementing the mismatch shaping funetiOn isdesirable. In the
next section, we will review. such a scheme.
3.2 First-Order 1,owpass Mismatch Shaping
Figure 3.4 shows the element usage patterns whenno mismatch-shaping and first-
order shaping are used, In this figure the 8 elementsare arranged in a row, and the shaded,
elements are the ones selected at time stepn. The output is formed by summing the
contributions from the shaded elements, the number of which equals the input v(n).In
Figure 3.4(a), the elements are selected ina thermometer-code manner: at each time step
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Figure 3.4: Element selection patterns foran 8-element DAC: (a) no shaping (h) chap_27
the first v(n) elements are chosen. In Figure 3.4(b), the elementsare chosen according to
the element rotation [33] or the data weighted averaging (DWA) algorithm [341135].In the
DWA algorithm, the next v(n) elementsare chosen. When the end of the array is reached,
selection rewinds to the first element. As the spectral plot of Figure 3.3 shows,DWA
results in first-order (20 dB/decade) shaping of the low-frequency, mismatch-induced
noise present in the output of a AI DAC. Note that the harmonics caused by mismatcherror
are decreased significantly, indicating that a highly linear DAC has been realized.
DWA implements a first-order mismatch-shaping transfer function (MTF)
11(z) = 1z (3.7)
in an efficient manner. To see why DWA is equivalentto first-order mismatch-shaping,
assume we have M unit elements in the DAC. Denote the element selection control signal
as ptr(n), which is the integral of the input signal v(n).The output is formed by subtract-
ing two adjacent ptr(n)s, which means that elements from ptr(n) and 'ptr(n) are
used at time n.Although ptr(n) will overflow constantly, this has no significance .since
we are only interested in the difference of two successive ptr(n)s. Whenever overflow
happens, ptr(n) wraps back to the start of thearray, which is equal to the mod(M) opera
tion. The overflow can not happen twice withinone step n, if v( z) is bounded between 0
and M.Denote the integral nonlinearity (INL) introduced by the nonideal unit elementsas
inl(n) :
ptr(n)- 1
inl(n) = svi(n) de, (3.8)
where svi(n) is the element selection signal (sv i(n)=1 when the element is selected, other-
wise svi(n)=0).28
Therefore, the output dv(n) can be writtenas:
dv(n) = (ptr(n) + inl(n))(ptr(n1) + inl(n -1)). (3.9)
By definition in this algorithm, ptr(n)ptr(n1) is the input signal v(n), so
dv(n) = -v(n) + ini(n)-inl(n1) and (3.10)
DV (z) =- V (z)INL(z)(1 ---z 1)
Therefore, the second term in Eq. (3.11) is the integral nonlinearity of theDAC
shaped by a first-order highpass mismatch -shaping function.Another way to view the
operating principle of the DWA is shown in Figure 3.5 [46]. The inputsignal v(n) is
integrated, the mismatch error is then added and thesum then differentiated. The result is-.-
that the signal term is unchanged bit the mismatch error is first-order shaped.
A theoretical analysis is given in [48] which telates the in-bandpower of the
mismatch error 6e2 with the variance of the mismatch X22, Itwas shown that when
elements are selected randomly, the mismatch noise hasa white spectrum between 0 and
fs/2 withfs being the sampling frequency. The maximumresolution obtained is given by
N1 = log2( AM R)/3/6w) bits, (3.12)
where R is the oversampling ratio.
V(z),_____.{1
1
ED(z)
Figure 3.5: Theoretical model for DWA.
VD(z)29
By using the element rotation scheme and assuminga random input signal, the
mismatch noise has a white spectrum with the total noisepower given by:
2 2= aw (11/11/L ) M/12.
Thus, the maximum achievable resolution is
(3.13)
VAIR N2 = log 2 j. (3.14)
It can be seen that the improvement of using first-order mismatchshaping is
significant: the in-band noise power is lowered bya factor of 3R/ (n(11/M)). When
R equals 32 and Al equals 16, we get abouta 30 dB improvement.
3.3 Bandpass Mismatch Shaping
A bandpass delta-sigma modulator benefits from multi bit quantization in thesank
way as its lowpass counterpart: wider input dynamic range and better stability, much higher
performance and closer resemblance of the desiredoutput in the time domain. However, as
is the case with a lowpass modulator, the linearity and theSNR of a multi-bit bandpass
modulator is limited by the DAC. In this section, several existing schemesfor bandpass
mismatch shaping are reviewed anda new mismatch shaping scheme which has better
performance and which can be implementedmore efficiently is presented.
3.3.1 Existing bandpass mismatch shaping techniques
In [49], Henderson and Nys showedone way to implement a second-order
mismatch shaping transfer function fora bandpass delta-sigma modulator which has center
frequency at fs/4.The sought-after mismatch-shaping function isH (z) = 1 + z 2 (3.15)
30
Figure 3.6. shows the architecture of the DAC which implements their dynamic
element matching (DEM) technique. The analog part of the DAC is composed ofan array
of unit elements which can individually contribute positivelyor negatively to the output.
Activation of the elements is controlled by the DEM algorithm. The generation of the
element selection vector is performedover a number of steps. At each step the DEM
algorithm decides the sign of contribution of the elements and the finaloutput is obtained
by accumulating the total contribution of the elementsover the conversion cycle. It was
pointed out in [49] that an arbitrary mismatch shaping function could beimplemented in
this manner.
Although the effectiveness of this approachwas demonstrated by simutation in
[49], the method suffers from two drawbacks, First, it requires severalsteps in each cycle
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Figure 3.6: Architecture used in [49] for arbitrary mismatch shaping.31
to generate the element selection bits, reducing the speed of the DAC.Second, the
implementation requires a considerableamount of digital hardware.
Lindfors proposed an N-path DEM for multi-bit bandpass delta-sigmamodulators
in [501. This method is basedupon the N-path filter principle, as shown in Figure 3.7 [50J.
In this figure, each path implementsa first-order high-pass transfer function:
Hi(z) = i=1,2,....N. (3,16)
Each clock frequency equals _fs/N where thesystem clock frequency is fs.
using four path filters in parallel, the overall transferfunction becomes
H(z) = (3.17)
Thus, four zeros (notches) are obtained by the 4-path filtering transformationfrom
3.16) to Eq.:(3.17). The frequencyresponse of 11(z) in Eq. (3.17) is shown in
Figure 3.8. The zeros at f /4 and 3f /4can suppress the mismatch noise in the band of
interest of a bandpass delta-sigma modulator withcenter frequency f /4:
41 (Di
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Figure 3.7: A general N-path filter.32
This scheme can perform the element selection ina single step at each cycle.
Compared with the algorithm in[49], this 4-path transformation method can be
implemented more efficiently and higher speedcan be obtained. However, this algorithm
has a significant drawback: the mismatch transfer function in Eq. (3,17)has four zeros
spread around the unit circle and only thetwo zeros at I,/ 4 and 3fs/4 are useful in
reducing the mismatch noise in the band of interest. The existence oftwo unwanted zeros
(at DC and f5/2 ) makes it more difficultto push the noise out of the band of interest.
Therefore, the shaping of the mismatch noise is notas effective as the method proposed in
[50]. After a comparison between the mismatch-shaping transferfunction in Eq..(3.15) and
Eq. (3.17), the authors in [49] shows that the in-band mismatchnoise power is 6 dB higher.
than the method of [50]. The scheme proposed in this thesiscan overcome the drawbacks
of these two methods and is explained innext section.
3 3 2 Proposed algotithm for bandpass mismatch-shaping
Although there exists several ways to designa bandpass modulator from a
prototype lowpass modulator [3], the most commonway (and probably the easiest way) is
through the zz2 transformation. In thisway, the band center is located at f .To
effectively shape the noise in the band of interest caused by mismatcherror, the mismatch
shaping function should take the form:
11-1;(z)l
(a)
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0fs/4fs/23fs/4
(b)
Figure 3.8: Frequency response of the transfer function: (a)
before 4-path transformation; (b) after 4-path transformation.Prototype highpass
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Figure 3.9: Two path transformation of H2(2).
I-12(z)= 1 + . (3.18)
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While a direct implementation of FA. (3.18) using thestructure depicted in
Figure 3.1 is difficult, a simple and effective: schemecan be achieved if we first consider
implementing
H2'(z 3 = 1+ z (3.19)
A two-path transformation z --> z2 on H2' will implement the desired MTF
Figure 3.9 illustrates the principle of this two-path transformation: thezeros of H2'(z) at
itare mapped to -±TE/2,providing the desired notch atw0= 7t/2 . One way to
implement H2' is shown in Figure 3.10. Rather than rotating forward into the leastrecently
used elements as in DWA, this scheme rotates back and forth through themost recently
used elements in a time-interleaved fashion. Thereason for reusing the most recently used
elements is due to the MTF we plan to implement: the impulseresponse of H2' = 1 +
is {1,1), indicating the errors made in the laststep need to be repeated. The simulation34
result shown in Figure 3.10(b) confirms the effectivenessof this mismatch-shaping
algorithm in a bandpass application.
The proposed bandpass mismatch shapingcan also improve the linearity of the
delta-sigma modulator. To see this,a two-tone simulation is performed since the harmonics
of a single test tone are outside the band of interestSince the band center is at f ,only
third-order interniodulation products (1M3)can be observed in the band of interest.
Figure 3.11 shows the simulation result ofa third-order modulator with 17 quantization
levels. The frequencies of the two input signalsare at 0.2482f, and 0.2518f,, respectively.
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It can be seen that mismatch shaping decreases the IIV13term by over 20 dB, indicating that
the linearity of the modulator is greatly improved;
Figure 3.12 gives the simulation results showing the relationship betweenthe
variance of element mismatcherror and in-band noise power. A sixth-order bandpass
modulator with 17-level quantization is assumed._ The improvement in the SIR(at an
oversampling ratio of 32) with mismatch-shaping. ismore than 20 dB for element errors
exceeding 1%.
3.4 Modified Mismatch Shaping
3.4.1 Motivation
In the previous sections, various mismatch shaping schemeswere discussed. First-
order mismatch shaping was found to yielda highly linear DAC, presuming the errors-30
-40
-50
-60
-70
-80
NO-sha
:-
-90
0.0001 0.001
Mip,rpatch shpfrig
---
0.01 0 1aeie
Figure 3. ,2n-band noise power vs. element mismatch variancec;de.
36
introduced by the DAC are static: Ina discrete -time implementation (such as- a switched
capacitor DAC), only the final value at which the output settlesis sampled and processed
by the next stage; the exact settlingprocess is not important. However, in continuous-time
circuits the DAC output settlingprocess does have a direct effect on the modulator's output
spectrum. In this case, both the static error and the dynamicerror can degrade the system' s
performance. Since first-order mismatch-shaping requires that elementsturn on and off
more often, it increases the DAC switching activity and hence theerrors caused by non-
ideal DAC dynamics. Therefore,a new mismatch-shaping technique (which will be
referred to as modified mismatch shaping) is neededto overcome this disadvantage of first-
ot der mismatch shaping.
3.4.2 Dynamic error model
In a 1-bit continuous-time DAC, the outputcan only be considered to be linearly
related to its input if the rise and fall dynamics (illustrated in Figure3.13(a)) are perfectly
complementary. Any deviation from this ideal behavioramounts to the addition of a37
switching error waveform es(t) atevery switching transition. The error signal es,(t) can be
found by referring to the model (a 'waveform generator') shown inFigure 3.13(b). In this
figure, the output v(t) generates the continuous-time waveformvol (t)v 10(0 ,voo(t)
and v1i(t) according to its input digital control signals o(n) and s 1(n). The truth-table
shown in Table 3.1 describes this relationship. Theoutput v(t) can be written in the form
Table 3.1:Truth table of the waveform
generator shown in Figure 3.17(b)
s0(n) si(n) v( t)
0 0 von(t)
0 1 vol(t)
1
L
0 vio(t)
I I v.1(t)
v(t) = w0(t) + w ( t)s + w2(t)(s1so)?w3(t) , .20)
where wo(t),(_t), w2(t) and w3(t) are waveforms to be determined. Itcan be seen
that the first three terms in Eq. (3.20) representa linear transformation frorn the discrete-
time to the continuous-time domain, whereasthe fourth term involves a nonlinear opera-
tion.
U5
o==0
sv(n'
Figure 3.13: Dynamic error ina continuous-time unit element DAC:
(a) element switching waveforms; (b) waveform generation model.
v(t)38
The wi waveforms (i=1,2,3,4)can be solved by relating Eq. (3.20) with Table 3.1
voo(0 = wo (3.21)
(t) = wo + wi
vol (t) = wowiw2wg
(3.22)
(3.23)
vin(i) = wo w2w3- (3.24)
Solving Eq. (3.21) to Eq. (3.24) gives
w0(0 = v00) (3.25)
w1(t) =Hv(t)--voo(t) (3.26)
w2(t) = (v i(t) o(t)voo(0l'11(0)/ 2 (3.27)
w3(t)=(voi(t) + v10(t)(V0 0(t) +(0))/2 (3.28)
Thus; knowing w3(t) allows us to predict the dynamicerror term es(t) associated
with a given .sv signal
Lti
e s(t) = Isv(n) svfn tt
n = 00
where Lt.] stands for the integer value of time variablet.
(3.29)
In a continuous-time DAC composed of unit elements whosedynamics are
independent and identical, errors caused by nonideal element switchingdynamics can be
modeled as shown in Figure 3.14. Theoutput of the lxj block is the number of elements
which switch at that time period. If there isno switching activity at time step n,then there
is no switching error introduced. Thus, theerrors introduced by switching dynamics are
proportional to the number of switching events.39
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Figure 3.14: Dynamic error model for a continuous-time unit element DAC.
The above argument has been validated with simulations. Figure 3.15 shows the
simulation results using the model in Figure 3.14. A third-order lowpass modulator with 9-
level quantization employing no-shaping and first-order mismatch shaping is usedto -.
generate the sv vector. It is assumed. that no mismatch exists in the unit element DAC, but
that a 0.1% rise/fall mismatch error exists. The generation of second-order harmonic
distortion (especially in the first-older shaping case) is due to the absolute value: function
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Figure 3.15: Simulation results for the discrete-time model in Figure 3.14: (a)no-
shaping; (b) first-order shaping (DWA). The dynamicerror is assumed to be 0.1%.40
ix',which is responsible for even-order harmonics. Since first-order shaping (DWA) tends
to switch elements more frequently, DWA is more sensitive to dynamicerrors than the no-
shaping case. This explains the higher second order harmonic distortion in Figure 3.15(b).
This model will be used later to derive and simulate the modified mismatchshaping
algorithm.
A simplified set of vex waveforms and the resulting w3(t)are shown in
Figure 3.16(a) and (b). Assuminga transition (either from '0' to '1' or from '1' to '0')
occurs at each clock cycle, Figure 3.17 shows that e(t) is a periodic signal whose spectrum
has tones at multiples of the clock frequency fs whichare shaped by the sine function. The
exact waveform of w2(t) (which depends on the actual vxx) only changes the envelop
shown in Figure 3.17(d). Therefore, for constant switching activity, es(r) hasno effect on
the output signal; it only introduces tones at DC and at multiples of the clock frequency.
However, if the number of switching events is not periodic, but is instead relatedto the input
signal (as is the case in our delta-sigma modulator and DAC), harmonic distortion andan
increased noise floor will occur. Although the return -to-zero (RZ) method can be used to
(a)
(b)
0.5
Figure 3.16: (a) Waveform of v(t); (b) waveform of w3(t).41
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Figure 3.17: Waveforms and spectra of signals assuminga transition at
each clock cycle:(a) Waveform of v(t);(b) waveform of dv(t);
(c) waveform of es(t); (d) spectrum of es(t).
avoid the settling dynamics, it eliminates the advantages associated witha smooth time-
domain waveform. Modified mismatch shapingcan overcome this problem.
3.4.3 Modified mismatch shaping algorithm
According to the foregoing argument, if we make the number of switchingevents
per period a constant, then non-complementary rise/fall dynamics introduce tones at DC
and multiples of the clock frequency. This forms the basis of the modified mismatch
shaping (MMS) algorithm. The goal of MMS is to:
i)Reduce the dynamic error by making the number of switchingevents constant42
at each clock cycle;
ii) Maintain the effectiveness of shapingon the static mismatch error.
Assume v( n) is the output of a delta-sigma modulator with M+1 quantizationlevels
( 0 < v(n) S M). Define rem(n),on(n) and off (n) as the number of elements which remain
on, are turned on, or are turned off, at time step n,respectively. Lastly, let L be the number
of elements which switch at each timestep. Therefore,
on(n)of f(n) = v(n) - v(n- 1) (3.30)
on(n)off(n)L (3.31)
rem(n) + on(n)v(n). (332)
By solving these equations, we have:
on(n.)(L + v(n0)/2
off(n) = (L-v(n) + v(ni)) /2
rem(n) = (v(n) + v(n1)L) /2.
(3.33)
(3.34)
(3.35)
The constraints on0,off ?.. 0 and rem0 impose restrictions on the input v(n)
and the choice of L Specifically, v(n) and L shouldsatisfy
lAv(n)1 <L (3.36)
v(n) + v(n1)L. (3,37)
The requirement that on(n),off (n) and rem(n) be integers adds further
restrictions on v(n).Specifically, if L is even, v(n) must either bea sequence of even
numbers or a sequence of odd numbers. These restrictionscan be avoided if L can be
adjusted dynamically. Thereare four possible conditions under which those parameters
need to be adjusted:43
i)When the sum of number of elements to be turnedon (on(n)) and the number
of elements already on (v (n1)) is greater than the total number of elements
M i.e.
on(n) + v(n1) > M (3.38)
In this case, the following adjustments need co be made toensure proper operation:
on(n)M v(n1)
off( n) = M v(n)
L = 2M- v(n-- 1)- v(n).
(3.39)
(3.40)
(3.41)
ii) When the number of elements to be turned off at timen (off (n)) is less than
the number of elements which are 'alreadyon at time n -' _((n1) ):
,.(f(n) > (n (3.42)
This condition will occur when v(n) and v(n1)are small. Thereforethe
switching activity L needs to be decreased, leading to the following adjustment:,
on(n) = v(n) (3.43)
off (n) = v(n -1) (3.44)
L = on(n) + off (n). (3.45)
iii) When on(n) < 0 .In this case,
on(n) = 0
off (n) = v(n1)v(n)
L = v(n1)v(n)
iv) When off (n) < 0.In this case,
(3.46)
(3.47)
(3.48)
off (n) = 0 (3.49)
on(n) = v(n)v(1) (3.50)44
Lv(n)v 1) (3.51)
The implementation of MMScan be best understood by referring to Figure 3.18.
This figure takes the general form of the mismatchshaping system of Figure 3.1, except
that the vector quantizer (VQ)now takes into account the relations of Eq. (3.33) to
Eq. (3.35) when it decides which elementsto turn on or turn off. This extra requirement
adds state information to the VQ;no longer does the VQ base its decisions solely on the
current value of the input v(n) and the current value of the "desiredelethent usage" vector
sy(n). The procedure is summarized below:
i)Calculate the number of elements toturn ontoff.
ii) From the elements whichare on, de-select the off (rI) elements with the small-
est sy(n) components, i.e. those elements with the least desired usage,"
iii) From the elements whichare off select the on(n) elements possessing the
largest sy(n) components, i.e. those elements with thegreatest "desired
usage."
In this algorithm, by keeping the switching activity nearlyconstant, the detrimental
effects of dynamic errorsare reduced. Meanwhile, the noise-- shaped element usage is still
v from modulator
Figure 3.18: Block diagram of modified mismatch shaping(MMS).45
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Figure 3.19: One example of element usage pattern in MMS.
preserved by feeding the 'desired element usage'vector sy(n) into a feedback loop. The
danger is that the extra constraints on the vector quantizer Q might make the ESL unstable.
Fortunately, simulations indicate that the MMS algorithm 'ieldsa stable ESL.
Figure 3.19 shows one example of the element usage pattern when MMS is applied.
Here the initial value of L is 4. It can beseen that the number of switched elements at each
time step is fairly constant (either 3or 4). Since the number of elements which switch state
at each time step is not fixed, the dynamic error is not truly constant. To make the number
of elements which switch constant, the output of the driving modulatormust be restricted,
as described earlier. Since such constraints effectively reduce the resolution of the multi-bit
quantizer, the number of elements which switch has been allowed tovary.
3.4.4 Simulation results
Results of a MATLAB simulation of the above algorithmare shown in Figure 3.20.
Here, a third-order AZ modulator with a 9-level quantizer generates v(n).The DAC is
assumed to have 1% mismatch error and 0.1% dynamicerror. As the middle plot shows,
DWA can improve the SNDR by about 10 dBover the non-shaped case (61 dB vs. 50 dB),46
but a strong second harmonic will still be present. By making the number of elements which
switch nearly constant, MMS is able to eliminate the second hay inonic and improve the
SNDR by another 10 dB. A careful study of Figure 3.20 shows that MMS providesa trade-
off between the degradation caused by staticerror and that caused by dynamic error.
Compared with DWA, MMS decreases the harmonic distortion at thecost of a slightly
higher noise floor at low frequencies. Thus, MMS is most useful insystems where both
dynamic error and static error coexist, suchas a continuous-time current-mode DAC.
3.5 Implementation Considerations
In this section, implementations of lowpass, bandpass and modified mismatch
shaping are explained.
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Figure 3.20:. Simulation results for (a) no mismatch-shaping; (b)
first-order shaping; (c) MMS.47
3.5.1 Lowpass mismatch shaping
According to the algorithm described in Section 3.2, first-order lowpassmismatch
shaping requires the following steps:
i)The input signal v(n) is converted toa positive number: v.(n).--v(n)+M12;
ii) The new pointer location ptr(n) is computed' ptr(n)=mod(pr(n-1)+0n),M);
iii) The element selection vector is generated by selectingelements between
ptr(n) and ptr(n 1).
An implementation of this algorithm foran M=16-elemented DAC is shown in
Figure 3.21. Since the addition in step (ii) needsto be done modulo 114, the accumulator
used can be implemented withan ordinary full adder which allows overflow naturally,
assuming M is a power of 2.. The Tro_16' blockconverts the input v(n j from a bipolar.
signal to a positive- numbered signal. The 5-bit full adderserves as the ptr accumulator
while the EXOIR. logic block and the thermometer encoder (labeledas 'Therm') perform the
differentiation function This implementation requires fewer than 200gates, which is a very .
5
Tro 16
Figure 3.21: An implementation of the element rotation logic
for lowpass mismatch shaping.48
5
v-71 Tro16
1
Figure 3.22 :An implementation of ban.dpass element selectiOn logic.
small amount. For larger AI, the hardware cost is dominated by the thermometer decoder
and the EXOR gates.
3.5.2 Bandpass mismatch shaping
The implementation of second-order bandpass mismatch shaping is quite similar to
the above, requiring only a doubling of the number of registers and amore complicated pr
updating circuit, as shown in Figure 3.22. Since the element index pointerpr ri,n)
alternatively increases and decreases by v'(n), both v'(n) and ..v'(n) are computed: The
multiplexer 'mux' selects v* or -v' according to the period-4 signal cik4.
3.5.3 :Modified mismatch shaping
A direct implementation of the system shown in Figure 3.18 results ina huge
amount of hardware, especially for the sorting function of the vector quantizer. Since the
system will be implemented on a Xilinx field programmable gate array (FPGA) [51], the
algorithm must be simplified so that the logic is within the capacity of the FPGA.
First, consider the mean() block. Its purpose is to reduce the magnitude of the sy
vector by a scalar so that the error vector se remains bounded. Since the scalar used for
normalization can be anything, it suffices to simply subtract sy 1(n) from sy(n). The49
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Figure 3:23: Swapper cell used in sorting block: a) symbol; (1)) logic schernatic.
components of sy(n) are no longer positive-only, but the goal of removing acommon
component from sy(n) is achieved.
Next, the sorting function which is used in the vector quantizer block needs to be
simplified. A complete sorting of M k-bit numbers inone clock cycle requires about
logM(logM + 1) M
24k
2 (3.52)
logic gates [55]. When M=8 and k=3, this accounts for about 1728gates. Fortunately, the
modified mismatch shaping algorithm does not requirea full sorting of all the elements in
the sy(n) vector. Instead, as shown in Section 3.4.3, onlya few elements (namely off(
and on(n)) need to be sorted out. From Eq. (3.31), both off andon must be less than or
equal to L, which is 4 in our application. Therefore,a partial sorting block which selects
the four smallest numbers is all that is required.50
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Figure 3.24: Sorting block for 4 input (` sort 4').
Instead of sorting the elements in several steps, as is commonly usedin some
applications [52], a one-step sorting algorithm is developed. This algorithm is basedon the
use of a swapper cell, which is shown in Figure 3.23. This cell determines which input is
larger and routes'that input to the top (C) output. The cell hasa l -bit output signal P which
indicates if the inputs were swapped or not. A four element complete sorting block (called
sort_4') is shown in Figure 3.24. It is the building block for the 8-element partial sorting
block shown in Figure 3.25. It can be seen that only lhe first four smallest elementsare
sorted in a strict sense, whereas the other elementsmay or may not be in correct order. The
effectiveness of this partial-sorting vector quantizer has been simulated and v,rified.
From the algorithm described in Section 3.4.3, two sorting operations need to be
performed for a given input v(n) One determines the elements to be turnedon, the other
determines the elements to be turned off. Tosave hardware, these two operations can be
multiplexed in time. Therefore, thesort_8' block only needs to identify the smallest
numbers, since the four maximum numberscan be found with the same block by just
reversing the sign of the input signals.51
The timing graph for MMS is shown in Figure 3.26. Fora given v(n), the entire
operation requires four phases to generate the corresponding sv(n). The critical operation
includes the partial sorting and turning on/off operations in (13.2 and c1)3 within thevector
quantizer. The system diagram of the vector quantizer is shown in Figure 3.27. When the
`CLK' signal is high, the `on_off car block calculates the value ofon and off using
Eq. (3.33) and Eq. (3.34). When anyone of the restrictions shown in Eq. (3.36) and
Eq. (3.37) is violated, the 'on_off...cal' block will automatically determine the appropriate
value of on and off, using Eq. (3.38) to Eq. (3.51). During cl)2= I , the elements with the
smallest desired usage are sorted out by the sort_8' and `sorOind' blocks and turned off.
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Figure 3.25: Partial sorting block for 8 inputs (`sort_8).
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Figure 3.26: System timing for MMS.52
During 4:133 = 1,the elements with the highest desiredusage are identified and turned on.
The sv vector is latched at the rising edge of picik and is thenready to drive the DAC.
The complete schematic of the MMS element selection logic isshown in
Figure 3.28. It follows the structure of Figure 3.18 withH2O = 1z .The number of
gates used for MMS is about 3000 (the partial sorting blockconsumes about 750 gates),
which is within the capacity of the FPGA. XC4010E used in thisapplication.
3.6 Summary
Mismatch shaping can push the mismatch-inducederror of a multi-bit zSY, data
converter out of the band. of interest in much thesame way as a AX modulator shapes
quantization noise. In this chapter, the principle or general mismatchshaping was
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introduced, Algorithms for first-order iowpass and second-orderbandpass mismatch
shaping were given. An improved algorithm, namely modifiedmismatch shaping, was
developed to address the dynamicerror in a continuous-time system. Simulations were
used to validate these methods and their hardware implementationswere examined.54
Chapter 4. Test of Current-Mode Unit Element DAC (UEDAC1)
In the last chapter, the principle and algorithms for mismatchshaping were
described. In this chapter the performance ofa current-mode unit element DAC (UED AC I)
is evaluated. UEDAC1 is usedas a test bed for the mismatch shaping algorithms presented
in the last chapter. Errorsource analysis is performed which calls for the design of a new
unit element DAC.
4.1 Current-mode Unit Element DAC (UEDAC1)
4.1.1 Circuit description
The first version of a current-mode unit element DAC (UEDAC1)was designed by
JoseSi l va [541 and fabricated in the Orbit 1.2gm .C.MOS process. A system diagram of
_
the DAC is shown in Figure 4.1(a). UEDACI consists of 16 differentialregulated-cascode :
current sources, each of which constitutes a unit element. A unit clement drivesone of its
two output nodes according to its inputs v . Eq. (4.1) and Eq. (4.2) describe the input-output
relation of IJEDAC i :
AL (off-chip) M4likM5
f----
IOUtp
-r
1 iout, o,
M2 M3
El--1--1 1---oB3
(a)
B2OHM1
(b)
iOUlp lOgln
[D-1M5 M6
ibias
M3t
(1001.1A)M4O B1
fB TIM1 1-1M2
(c)
Figure 4.1:Unit-element DAC ( UEDAC1): (a) system
diagram (b) clock driver (c) unit-element.loutp = I o x Esv
loutn = 1 o x (16Isv),
where lo is the current in each currentsource.
(4.1)
(4.2)
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The schematic for the clock driver and unit elementare shown in Figure 4.1(b) and
Figure 4.1(c), respectively. The clock driverconverts th.e input digital signal into a pair of
differential signals which quickly steer the current fromone output branch to the other. A
regulated cascode structure is used in eachcurrent source to make the output current of each
source constant. The transistor sizes are shown in 'fable 4.1.
4.1.2 Test results
Clock Driver Unit Element 1
M1 20/2
M2,3 50/1.2
M45 7/1.2
Kilt
i30/10
M2.3 50/3
M4 4.2/1.2
m56 10/1,2
Table 4.1:Transistor dimensions of UEDAC1
First, a DC test is performed tomeasure the value of individual current sources; the
result (normalized to lo= 100uA ) is shown in Figure 4.2. The matching of the current
sources is a =0.67%. Due to the floor plan of the layout, there exists aneven symmetry in
the value of the currentsources. As we shall see later in this chapter, this has a direct effect
on the modulator output spectrum.
To verify the effectiveness of a mismatch-shaping algorithm, the unitelement DAC
is used as the DAC followinga third-order lowpass multi-bit delta-sigma modulator. The
design of the delta-sigma modulator is straightforward with the help ofthe "delta-sigma56
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figure 4.2: Matching of the current sources, reflecting the layoutshown on the right.
toolbox" [56]. The modulator is implemented in "cascaded integratorswith feedback
(C1113) topology with 17 quantization levels (correspondingto 16 unit elements). Its block
diagram is shown in Figure 4.3. The designed SNR is 100 dB withan oversampling ratio
of 32.. Figure 4.4 shows the modulatoroutput spectrum and output waveform for. a half
scale input.
The performance of UEDAC1 and the 3rd-order delta -sigma modulator ismeasured
using the test setup depicted in Figure 4.5. A digitized sinusoidalsignal is stored in an
EPROM. The interpolation filtercan be omitted in this configuration because the input
0.0156d0.0273
Figure 4.3: Block diagram of the third-order delta-sigma modulator.57
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Figure 4.4: Simulated result of the third-order 17-level modulator
with a half-scale input: (a) spectrum (b) time-domain waveform.
signal is stored in its oversampled form in the EPROM. The modulator and element
selection logic (ESL) are implementedon a Xilinx field programmable gate array (FPGA).,
The element selection vector sv is used to drive the -ITEDA.C.1, and the output is observed
directly on an .F1P358513 spectrum analYzer. By virtue of the flexibility of the FPGA,
various orders of modulator and various mismatch-shaping algorithmscan be implemented.
and tested conveniently, although not at the clock rate that could be achieved witha custom
IC.
The measured output spectrum is shown in Figure 4.6 fora low sampling frequency.
Compared with the no-shaping case,first-order mismatch-shaping suppresses the
16 sv spectrum
analyzer
Input Signal
(EPROM)
modulator
and shaping
logic (FPGA)
unit-element
DAC
(Custom IC, /
Figure 4.5: System used to implement and test the mismatch-shaping
algorithm and UEDAC.58
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harmonics of the DAC by more than 30 dB. Therefore, the linearity of the multi -bitdelta-
sigma modulator is greatly iMproved. Note that onlya small second-order harmonic is
visible when plain thermometer coding is used. This phenomenoncan. be attributed to the
nearly even symmetry of the ctirrentsources; which precludes even-order harmonics: This
conclusion has been verified by MATLAB simulation. Ofcourse, a DC offset on the sine
wave would effectively destroy the even syminetry and then cause a second-order, harmonic
to appear.
If the sampling frequency is increased, mismatch shaping failsto provide improved
performance. Figure 4.7 shows the measured second-order hamionic distortion (HI)2) as
a function of the sampling frequency fs. The theoreticalHD2is also shown in this plot.
Theoretically, mismatch-shaping should shape the mismatch-causederrors in the band of
interest (demonstrated as the suppression of the harmonics and in-band noise),independent
of fs. However, measurements show that mismatch-shapingonly works well at low
sampling frequencies (i.e. fs< 100 kHz). A particularly disturbing discoveryis that even
though the 3rd harmonic is generally suppressed when shaping is used,the 2nd harmonic
increases. The degradation of the mismatch-shaping performance indicates thatother error59
sources dominate the element mismatch error. An analysis of potentialerror sources is
performed in the next section.
4.2 Error Anabsis of UEDAC1
4.2.1 Element mismatch error
Element mismatch error is a mayor :error source in a rnulti,bit. delta-sigma DAC.
Mismatch results in linearity degradation andan increased noise floor in the band of
interest. According to our experiment, at low sampling frequencies theelement mismatch
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Figure 4.9: Mode i for finite output impedance distortion calculation.
error is the dominant error source. This deduction has been verified through simulation by
feeding the current values measured in Section 412 to the simulatiOnprOgram. Figure 4:8
shows the predicted performance of the DAC before and after the application-ofmismatch,-
shaping. It should be noted that in theno- shaping case, the measured HD2 is actually better
than the HD2 predicted by simulation. An explanation is given in [57} toaccount for tins
discrepancy. In short, a 0.07 uA measurementerror is sufficient to increase the degree of
even symmetry to the point where the simulated 1102 is reduced to that observed in the
measuredspectrum.Withmismatch-shapingapplied,thesimulationspredict
.= 95dB and HD3 =100dB, which agrees with the experiment. Of course, the
increase of HD2 with .f, cannot be explained by the element mismatcherror. Another
explanation needs to be found.
4.2.2 Finite output impedance
The finite output impedance of each currentsource in UEDAC1 has a direct impact
on the linearity of the DAC. A model to quantify this effect is shown in Figure 4.9. Here
the DAC is modeled as a currentsource with a current value /o and a finite output
impedance Ro. x is the input to the DAC, it isa non-negative number and indicates x
elements need to be turned on. Rz is the off-chip resistor. Whenan input x is applied, the
output voltage Vo becomes=
RLRO
R0 + xRL
If R = Ro/ RI, is the relative resistance, Eq. (4.3) becomes
I olis L.
1 +
R
Using.. Taylor series to expand Eq. (4.4),we get:
2 3 ( X VOTioRL
X2 ( x _ :
R2
x'
H
R D, =X E; 10,M
where M is the .number of unit element.
(4.3)
(4 4)
(4.5)
(4.6)
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Thus, the finite Output impedance of each currentsource can produce harmonic
distortion. For example, inour experiment the off-chip load resistance is chosen to be
560S1 and the current source output impedance is R0> 10M0,thus R >17800.An
estimation from Eq. (4.6) results ina second-order distortion I/D2 = 85dB.
The above argument has been confirmed using simulations. Figure 4.10shows the
simulation result under the condition R= 17800. It is clear that the finite impedance of
the current source not only degrades the linearity, butatso increases the in-band noise floor
and reduces the SNR by almost 20 dB. Since theerror caused by the finite output
impedance is frequency-independent, it should be observed in allmeasurements, regardless
of the sampling frequency. However, inour measurement, the degradation of the linearity
caused by this error source is not present at low samplingrates. Therefore, it can be
concluded that the finite output impedance of thecurrent source is not a limiting factor in(a) OF
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Figure 4.10: Simulated spectrum considering finite output impedance:
(a) R1780C; (b) R = infinity.
the performance of the UEDAC. According toour simulation, the ()wpm_ impedance of the
current .,.ource should be greater than 30MQ to make ITO2 s' 90dB and SNR87 dB.
4.2,3 Clock jitter
The effect of clock jitter on the sampling function of an ADC has been well studied
[58j, with the conclusion that if clock jitter is random, it will introducea white noise whose
in-band power can be computed in the followingway. Assume a sinusoidal input signal
x(t)Asin2mfxt, (4.7)
due to jitter, the sampling instant is shifted by S,so that the error signal e(t) becomes
e(t) = x(t +6)x(t)27cf cos2Thf (4.8)
If S is a random variable with zero-mean and standard deviation(3',then the jitter
error power isv(n)
from modulator
)
5(n): random variable
--ow-jitter-induced
error
Figure 4.11: Model for clock jitter simulation and analysis.
E
2a= .E[4-7cf-2 A`o (cos2Tcf
X6= 2 jr,
2
cyj .
2
(4.9)
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In a delta-sigma modulator, the jitter noisepower within the band of interest
benefits from oversampling:
2 '3" 2
2
=
2rtf
R (4,10)
where R is the oversampling ratio. this result appliesto a delta-sigDAC as well.
In the AZ DAC, due to the inherent oversampling behavior, the clock jitter problem
can be as a severe problem. A model is used to simulate the effect of clock jitteron the
performance of the DAC, as shown in Figure 4.11. A simulation result is shownin
Figure 4.12 to demonstrate the effect of clock jitteron the SNR of the DAC. It can be seen
that as predicted by Eq.. (4.10), the roll-otT of the SNRis 20dB per decade of rms jitter. It
is also interesting to note that increasing the number of DAC levelscan help to reduce the
jitter power. Having more levels helps because thestep sizes are reduced.
The above analysis and simulation does not consider the effect of element
mismatch, which dominates the performance of 1,TEDAC1 whenno shaping is employed.
If we assume there exists a 1% mismatch between the 16 unit elements andrms clock jitter
is independent of the sampling clock period (which is reasonable sinceit is mostly caused64
by crystal phase noise, powertground bounce,etc.), then at the low frequency range,
UEDAC1 with mismatch-shapingcan effectively shape the mismatch noise and harmonic
power in the band of interest. The noise introduced by clock jitter dominates in baseband.
But for the no- shaping DAC, the SNR is dominatedby mismatch-caused noise and shows
little dependence on the clock frequency.
The analysis above has been verifiedby simulation. Figure 4.13 showsthe behavior
of the DAC under test versus clock jitter whena 1% element mismatch exists. It is obvious
that in the shaping case, the SNR of the DAC ismuch more sensitive to the jitter problem
than in the no-shaping case, where the mismatch noiseis dominant at baseband and the
jitter-introduced noise is masked. However, when -the jitter value is largeenough, the two
.curves coincide with each other.
By comparing Figure 4.7 and Figure 4.13, itcan be shown that at 1MHz clock
frequency, UEDAC1 has about 70 dB SNR which correspondsto 4ns clock jitter (RMS
value). The possible cause of this relatively large valuecan be attributed to the delay caused
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Figure 4.13: SNR vs. clock jitter with 1% mismatch error (j-,)=-4/128).
by Xilifix logic, since no on -chip latchesare used before the digital signals reach the clock
clriver.
The assumption that the jitter is 'white' cannot explain the fact chat His
proportional to the clock frequency. An explanation could be that the litter is correlated
with the input signal, which is quite possible since the clock signalscan be 'smeared' by
the digital output bit-stream from the modulatoras they all come from the same Xilinx
board. Each bit-stream contains a signalcomponent and may interact with the clock
generator and buffer through power supply bounce, thus making the clock jitter dependent
on the signal and leading to harmonic distortion.
The above argument has been verified by simulation. A model which incorporates
the correlation of clock jitter with input signal is shown in Figure 4.14. Assuming the clock
jitter is correlated with input digital signal stream (multiplied by P, the correlation
coefficient in the model of Figure 4.14), the output of the DAC will contain harmonic
distortion, as shown in Figure 4.15. In this plot, the second-order harmonic (HD2 )versus66
clock jitter correlation coefficient P is shown. When mismatch-shaping is employed, the
HD2 generated by clock jitter is dominant and exhibitsa 20 dBideeade slope, while the
mismatch-introduced HD2 is dominant in the no-shaping case.
Although we can not determine experimentally if the correlation of clock jitter with
input signal is the cause of the freqUency dependent HD2 in the shapingcase, the
simulation results make an important point: it is critical to usea 'clean- clock signal with
v(n)
frommodulator
6(n): random variable
--IP- jitter- induced
error
Figure 4.14: Modelwhen clock jitter is correlated with input signal.
Jitter correlation coefficient P
Figure 4.15: HD2 vs. clock jitter with 1% mismatch error (f04,/128).67
as little jitter as possible, and to separate the clock signal from the input digital line in the
layout, etc. These issues will be addressed in the design of thesecond-generation unit-
element DAC (UEDAC2) in Chapter 5.
4.2.4 Interactions
There are two categories of interactions which maycause distortion in the 'LTEDAC:
interactions among unit elements and interaction between individualunit elements and the
reference voltage. A mechanism for the lattertype of interaction can be better understood
by referring to Figure 4.16, which isa redrawn version of a unit element current 'source
together with the bias circuit shared .among all unit elements. During eachswitching
transition, the voltage at node- A has considerablesv ing due to the source follower
operation. This voltage excursionmay be coupled through the Cgd of Af3. to the gate, of
transistor M2, i.e. node B ) and influence the biasing node IB.The voltage gain from node
B to 1B is approximately
SIBg dsl a
17gmla
B
Q
IOUtpIOUtri
r
IB rA,M5 M61.-<.)
4'
1M4- [31
M3
44-
"i,M21
Unit Element
L
Figure 4.16: Unit element current source and its biasing circuitry.
(4.11)68
where g,ni, and gdsia are the transconductance andoutput conductance of transistor
Mia, respectively. The gain calculated from Eq. (4.11) ison the order of 0.01-0.001.
Although this is quite a small value, when considering harmonic distortionsbelow -80 dB,
it is not a negligible errorsource.
The second interaction stems from the corruption >f the referencecurrent by the
input signal. Remember that when mismatcb-shaping is applied,each component of the
selection vector becomes a delta-sigmasequence encoding the desired sine wave, as shown
in Figure 4.17. Thus, 16 high-amplitude digital signals containingspike energy at the
output frequency )all converge on the IC when mismatch-shaping is used Any
coupling between these signals and the referencecurrent will result in an f component
on the reference. Since the reference isa. multiplicative input to the systeni,- a 2t.,
component will therefore rye created at the output. In order for the amplitude of the resultant
II1)2 to be proportional to frequency, the degree of couplingmust also be proportional to
frequency, suggesting a capacitive couplingto the reference input. To check this possibility,.
in [571 several checks were made, namely:
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Figure 4.17: Spectrum of each element selection signal.69
i)The IB pin was bypassed with a large capacitor:
ii) The amplitude of the fi componentwas measured as a function of frequency
and compared against the test results of Figure 4.7.
The conclusion was that although there did existan f1 component on the IB pin
and it could be eliminated by adding the bypasS capacitor, this f1component is not
.responsible for the generation of the frequency dependent HD2 In other.words, the
corruption of the reference by the signal is not the limiting factor in themismatch-shaped
configuration.
Nevertheless, the above discussion still bringsup several issues which need to be
considered m the design of LiEDAC2, namely the localcurrent biasing structure a rid
s:crambiing or coding/decoding of the input selection digital signal. Thesepoints will be:
coveted in more detail in Section 43.
4.2.5 Mismatched rise/fall delay
In the former sections, several explanationswere offered to address the frequency
dependence of the harmonic distortion (especially HD2 ). One possibleanswer was signal-
dependent clock jitter. As it is noteasy to directly measure and quantify the jitter effect in
the experiment, other sources oferror also need to be considered. Specifically, the settling
dynamics of the DAC may contributeto this frequency dependent harmonic distortion, as
explained below.
As described in Section 3.4, that theprocess of converting a discrete-time signal
into a continuous-time waveform isa nonlinear operation unless the rise and fall
characteristics of the waveform are complementary. In real circuits, however, it isnot easy
to make this happen. Figure 4.18 shows an EISPICE simulation of the stepresponse of the70
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characteristics: (a) differential clock driver; (b) output stepresponse.
clock driver and the resulting output voltage. Although in principle the output characteristie
shown in Figure 4.18(b) could be directly measured, the large load capacitance disguises
the exact dynamic settling process [571. Meanwhile, the package and bond wire inductance
also cause ringing which makes the observationeven more difficult. Therefore; we resort
to IISPICE simulation for a detailed analysis and then verify the conclusion through
indirect measurement.
Referring to Figure 4.18(b), there exists an inherent delay td -.-a 2ns between the rise
and fall waveforms. At first glance it seems that the non-symmetrical differential clock
driving signal shown in Figure 4.18(a) is the cause of trouble, buta careful study of the
unit-element's settling process reveals that this rise/fall delay is inherent and unavoidable
in this clock driver and unit element structure,even with perfectly symmetrical differential
clock driving signals. The reason for thiscan be explained clearly by referring to
Figure 4.19: if the driving clock signals go up and down simultaneously, then the transistor
which is already on (M5) behaves as asource follower and the current flows through it starts71
to decrease (which causes the corresponding output %,,oltage toramp up) as soon as its gate
voltage goes down. The voltage at node A will follow thegate voltage of M5 and goes
down. Since M1 and M3 constitutea nearly ideal current source, the current Ibias flowing
through them remains almost unchanged regardless of the voltage excursionat node A. The
parasitic capacitor Cp will discharge and compensate for the reducedcurrent of M5, making
the total current Ibias unchanged. Therefore, the transistor whichwas formerly off (M6) has
to wait until the differential driving signals enter the cross-point region before itstarts to
steer the current. Thus, the rise waveform will aiways precede the fall waveform and
introduce rise/fall mismatch (delay); exactsymmetry in the differential driving signal does
not help.
With the model presented in Chapter 3,we can calculate the error signal waveform
w(t), using Eq. (3.29) and the simulated output waveform shown in Figure4.18(b). The
error signal is shown in Figure 4.20(a). As we expect, there contains a huge amount of low
frequency energy in w3(t), whichcan be seen from its spectrum shown in Figure 4.20(b).
RL
Figure 4.19: Effect of parasitic capacitanceon the rise/fall characteristic.(a)
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Figure 4.21: A theoretical model for mismatch rise/fall delay td.
A simplified model is developed to address this rise/fall mismatch delay andto
analyze its effect on the performance of the overall system,as shown in Figure 4.2 f. .In this
model, an ideal DAC transforms the discrete-time inputsequence sv(n) into a continuous-
time output y( t),which contains an error term k from the rise/fall delay time. Theerror
term is only dependent on the absolute value of the change in sv.When sv is unchanged,
no error term will be introduced. The coefficient k can be calculated empirically in the
following way. First, the in-band error energy is calculated by integration of IW3(f )12
=fjo'bIW3(f)12df (4.12)73
The coefficient k can be obtained simply by
k = (4.13)
where fb is the width of the band of interest. Using the wavefOrni shown in Figure 4.20(a),
we get k = 0.0012.
This simplified model can be used in simulationto describe the generation of
dynamic errors and compare their effecton various mismatch-shaping techniques. One of
the simulation results is shown in Figure 4.22. The dynamicerror coefficient k is chosen to
be 0.1% from the calculation made in Eq. (4.12) and Eq.(4.13). It can be seen. that the
mismatched rise/fall delay introduces IID2 in the shaping condition, whereasit has much
less effect in the no-shaping case. Thereason for this phenomenon can be best understood
with the model: since the dynaMicerror is caused b the number of elements which switch
in each period, and first-order- mismatch-shaping switchesthe elements zrore frequently
than the no-shaping case, the shaping algorithm ismore sensitive to dynamic error than the
no-shaping case. Furthermore, since the-ratio of thedynamic error (i.e, mismatched rise /fall
delay) to the sampling period decreasesas the sampling rate increases, the harmonic
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Figure 4.22: MATLAB simulation using the dynamicerror model
with 0.1% mismatch rise/fall delay (f0-70128).74
distortion (more specifically, HD2) will also increaseproportionally to the sampling
frequency. This offers another explanation for the 20 dB/decslope of HD2 observed in
Figure 4.7.
As can be seen in Figure 4.18(b), the mismatched rise/fall delay is about 2ns. When
th.e sampling frequency is 500 kHz, this delay correspondsto 0.1% dynamic error. From
the simulation shown in Figure 4.22,we saw the HD2 is about 70 dB down from full-scale.
This agrees with our measurement result in Figure 4.7, whereH.1)2 is about -73 dB with a
500 kHz clock frequency. Thus, rise/fall mismatch is the majorsource of error which
causes the frequency dependent harmonic distortion.
4:3 ,Urinary
In this chapter various factors whichmay affect the performance of UEDAC were
examined Generally, there are two types oferrors which need to he considered: The first .
type are errors which do not depend on the clock frequency, suchas finite output impedance
of the current source and element. mismatch. The othertype of error is the dynamic error,
which includes clock jitter and mismatched on/off delay. Mismatchedon/off delay is
identified as the most likelysource of error which limits the high speed application of
UEDAC1. It has been found that the staticerror caused by element mismatch can be
effectively shaped through first-order mismatch-shaping, whereas thedynamic error is
more disastrous in high-frequency applications and is worsened by existing mismatch-
shaping schemes. Circuit-level improvements and/orsystem level modifications are
needed to overcome these limitations.75
Chapter 5. Design of the Second Current-Mode DAC (UEDAC2)
In Chapter 4, the first-generation DAC (UEDAC1) was described, characterized
and analyzed. Its linearity was found to be limited at high frequencies by dynamic effects
(namely mismatched rise/fall delay). In this chapter, a new current-mode unit element DAC
(UEDAC2) is designed. The primary goal of UEDAC2 is to operate at higher frequency
with higher SNR and SNDR (signal-to-nose & distortion ratio).
5.1 Block Diagram of UEDAC2
As Figure 5.1 shows, UEDAC2 consists of 16 equal-valued current sources. The
digital input signal sv; (i=1,2,...,16) comes from a delta-sigma modulator and each bit
controls a single current source. The current is summed up at the output node and an off-
chip resistor load RI, converts the cumin to an output voltage. The design spec 'cations Of
UEDAC2 are listed in Table 5.1.
R1 \four o--
Sias (47Bias L.44
#1
sv1
Digital Interface
sv2
Figure 5.1: Block diagram of UEDAC2.
sv1676
Table 5.1:Design specifications for UEDAC2
Max. Clock Frequency 10 MHz
DAC Resolution 4-bit
DAC: Accuracy 10 -bit.
Band of Interest 150 kHz
SNDR >80 dB
Bias Current Per Cell 250 ptA
Power Consumption 24 rnW
Power Supply 5 V
Chip Package 40 pin
The load resistance and output swingare kept low so that high-frequency operation
can be achie ed.
5.2 Switch Driver: Single-Endedvs. Differential
The function of the switch driver ina curreaLnriode DAC is twofold: first, to
transform the input digital signal intoa driving signal which yields fast current steering;
second, to provide a driving signal which yieldscomplementary rise/fall dynamics. The
second requirement is especially important for theDAC to operate at high sampling rates.
Generally, switch drivers come in two kinds: differential drivers andsingle-ended
drivers. The most commonly usedstructure is the differential driver, which provides a
differential driving signal to make the current-steeringprocess fast. This is a significant
advantage of the differential switch driver. However,special care must be taken to design.
the driving waveforms, otherwise non-complementaryrise/fall dynamics may severely
limit the DAC's linearity in high speed applications,as we have already observed in
Section 4.2.5.SEL
SEL
(a)
SEL
SEL
(b)
Figure 5.2:Improved clock driver: (a) schematic; (b) waveform.
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Figure 5.2 shows an improved design which helps to minimize the rise/fall
mismatch. The basic -idea is to make the rising driving signalgo up before the falling
driving signal goes down, thus making the formerly 'off' switch easier to turnon .and
minimizing the rise /fall delay time t41. Meanwhile, by making the sWing of the differential
driving signal small (peak-toTeak lv), the voltage modulation at the common source node
A (see Figure 4.19) can be reduced leading to a lower output glitch' current (caused hy the
charging/discharging of the parasitic capacitance at node A) and faster settling. HSPICE
simulation is performed to validate this structure, as shown in Figure 5.3(b). Itcan be seen
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Figure 5.3: HSPICE simulation: (a) UEDAC1 design; (b) improved design.78
that the rise/fall delay is almost zero and the voltage swing at node A is greatly reduced,
compared with the original design of UEDAC1 shown in Figure 5.3(a).
The single-ended switch driver can also be operated at high speed, if it can be
designed properly together with the current source. Compared with the differential
structure, the single-ended driver has the following advantages:
The single-ended driver does not require an extra switch driVer stage and is
therefore simpler;
ii) The rise/fall delay of the output waveform can be controlled by adjusting the
threshold voltage in the single-ended structure;
,iii) There is no clock feedthrough to the output node. Thus, the interaction of .ele-
ments turning on/off is minimized and so is the high frequency noise;
iv) Clock feedthrough on the driving side can enhance the on/off operation at the
other side. Therefore, high speed operation can be achieved.
The above advantages lead to the choice of a single-ended driver structure for
IJEDAC2. The schematic of the single-ended driver is shown in Figure 5.4, together with
the current source and bias circuitry. Its design will be discussed in detail in the next
section.
5.3 Unit element design
The schematic of the unit element is shown in Figure 5.4. The differential transistor
pair M1 and M2 forms the single-ended switch driver. M3 and M4 are the current source and
cascode transistors, respectively. M5 to M11 constitute the biasing circuitry which
determines the current value in each element. Table 5.2 shows the size of the transistors.79
Although the matching requirement in UEDAC2 is not critical, good matching is
still desired since better matching produces less mismatch noise and distortion in the
baseband even when mismatch shaping logic is applied. Current source matching has been
well studied. In [60][61], some design issues with respect to current source matchingare
given with emphasis on transistor threshold voltage Vth and area. It is favorable to design
the transistor with large overdrive voltage ( and large area W x L for better 7cisat=Vgs -Vth)
matching. In our design, we choose Vdsa1 =0,8 V and W x L = 37.8 p.m x
As analyzed in Section 4.2.2, on page 60, the output impedance of the current
source should be high enough to achieve the desired SNR/SNDR. When no mismatch error
exists, a MAiTLAB simulation shows that at least 30MQ is required for. SNDR > 90 dB, if
the load resistance is 300k1. This leads to the use of a cascode current source. In our design,
/1/12 is biased in the saturation region and thus M2, M3 and M4 constitute a triple- cascode
current source which has an output impedance over 350Mg,thereby eliminating this error
source.
YVDD
SVINID-
Unit element/switch driver--I Biasing circuitry
Ib_ele
From Current
M10 Mirrors
M11
Figure 5.4: Unit element, clock driver and biasing circuitry.Table 5.2:Transistor dimensions for a unit element.
M1 33.3/1.8
M2 33.3/1.8
M3 37.8/3.6
M4 42/4.2
M5 7.2/3.6
M6 8.4/4.2
M7 6/1.8
M8 45/1.8
M9 45/1.8
Mt() 4.2/2.4
M11 22.5/1.8
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In the design of UEDAC1, each current source is biased usinga gate voltage which
is common to all elements and which also goes off-chip. Thismay be a problem since the
biasing node is a high impedance node which picksup substrate noise, cross-coupled noise
and interference from nearby elements. In thenew design, iocal biasing is used to ensure
each element operates independently. Meanwhile, current biasing using current mirrors
instead of voltage biasing is used in the design. In thisway, less noise can he picked up
since the current bias node is a low-impedance node (in therange of 1 / gwhere gm is the
transconductance of the diode-connected transistor).
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Figure 5.5: Output waveform from simulation: (a) without damping capacitors;
(b) with damping capacitors.81
Although larger RL gives larger signal swing, there are several issues which need to
be considered. First, RL cannot be too large when the DAC is operating at high speed, since
the time constant RLCL limits the settling time at the output node. Second, the ratio
Rout./RL has to be big enough to avoid the SNDR limitation. Thus, with a given Rout, the
value of RL is limited. Lastly, M2 has to be in saturation when it is turnedon. Therefore, the
voltage swing at output node cannot be so large as to cause M2 to come out of the saturation
region. In UEDAC2. we choose RT between 100II and 500g.
In Figure 5.4, the capacitor Cbias and Cbg serve as damping capacitors for the
biasing network. As the differential pair M1 and M2 operates in large-signal mode, during
each switching transient the common node A has approximately a 11/ excursion. As the
charge is fed through Cdg and Cgs of M4 and M2 respectively, the voltage at node Bias and
BG2b will be disturbed. As the voltage gain from node Bias to node BC;/ is
0.5, 1 + g.5/ gin7 (5.1)
the bias current flowing through M3 and M4 is affected which results in long output volt-
age settling, as shown in Figure 5.5(a). By adding damping capacitors Cbias and CO,
Bias and BG2b becomes dominant poles and the voltage variation at these nodes issup-
pressed, resulting in faster settling at the output node, as shown in Figure 5.5(b).
The thermal noise of each current source should be kept low so that it does not
become a dominant noise source at the output of UEDAC2. Based upon the schematic
shown in Figure 5.4, we can see that M3 contributes most of the noise power to the output
node:
2 Vn =RL fB, and (5.2).2
1n= 13 + (t
8+9) 25 + /11100, (5.3)
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assuming the output impedance of currentsource row>>RL, RL is the load resistance and
equals to 30051 and fB is the band of interest.. Atworst case, 16 current sources all on and
the total output noise can be estimatedas
2 .2
tot= In 16 = 3.48 x 10V- (5.4)
B = 20kHz is taken. Thus, the thermal noise contribution (about -97 dB) is comparable
when compared with the quantization noise (around -100 dB).
5.4 improved Digital Interface
The digital interface latches the 16-bit inputsv vector to drive the unit elements. The
block diagram of the digital interface is shown in Figure 5.6. Itconsists of two parts: a clock
driver and a D-flipr-flop (DFF). As discussed in Section 4.2.4, it isimportant to deem-elate
the input sv vector usingsome randomly generated signal (an eneodeidecOde process) to
avoid signal- dependent. clock jitter and harmonic distortion. The encoding logic is on the
Xilinx board. It consists of a pseudo randomgenerator [62] which produces a random
signal SD. The schematic of the generator is shown in Figure 5.7. The numberof D-flip-
flops in Figure 5.7 is set to bem = 17 and the tap node is at n = 14.Thus, the cycle
length for the pseudo random bit stream (PRBS) is 131071, which is longenough to
effectively whiten the spectrum of the inputsv vector. The decoding logic is fairly simple
only EXOR gates, as shown in Figure 5.6(a).
The DFF utilizes true single phase logic (TSPL) instead of the commonly used
static logic. The reason for choosing TSPL logic is that [631:
i)It requires only 1 clock phase and this simplifies the clock generation circuitry.83
Decoder
Svin
(Xilinx)
SD
(Xilinx)
SCLK(Xilinx)
n--
MCLK (local crystal)
(a)
To DACn
(b)
Figure 5.6: Digital interface: (a) decoder and clock generator; (b) TSPL DFF.
DQ
The fan -in is low and presents less load to the clock driver.
iii) The clock-to-Q delay is low, minimizing the opportunity for Clock jitter)...t) be
introduced.
The DFF is shown in Figure 5.6(b). When the dock is low, the firststage
arecharges. When the clock goes high, the second stage evaluates andpasses the signal to
the driver stage. As we cansee, the load for the clock signal is quite low (only two gate
capacitors) and this presents a significant advantage for the clock generatingcircuitry, since
the generation of clock jitter depends heavilyupon the delay through the clock generation
circuitry.
QH-1D D QD Q 1 D Q D Q
#1 #2 #3 #4 I#n f#m
CK CK CK CK CK
dr
CK
OUT
Figure 5.7: Pseudo random bit stream generator.84
Clock jitter manifests itself as jitteron the output signal. To minimize the jitter on
the output, a crystal-generated 'master' clock (MCLKin Figure 5.6) is used to re-time the
clock signal from Xilinx board (SCLK in. Figure5.6). The delay time through the clock
generating circuitry 'td should be minimized since thepower supply and ground bounce
may change it and thereby cause clock jitter. In our design, td= 3ns when VDD = 5V .
A 10% VDD variation causes AT,/= 0.12ns, This corresponds to a 0.04% rms clock jitter
at a sampling frequency of 10MHz. Comparing with Figure 4.12,we see that 89dB SNR
can still be achieved.
5.5 Opamp and Test Cell
For the purpose of comparison between two different biasing schemes,an opamp-.-
biased element has been includedas a test cell, which is shown in Figure 5.8. The
architecture shown inTigure .5.8 is similar to theme described in[641, but here an NMOS
differential pair is used to enhance the switching speed. This celltakes sv16 as-its digital
input signal and produces the output voltage -OUT 'TE. A controlsignal CTRL determines
two bias modes for this cell: when CTRL is high, the current flowing through thiscell is
determined by an opamp - controlled network; when CTRL is low, thecurrent of this cell is
mirrored as in the other unit elements. The transistor dimensions ofthe test cell is shown in
Table 4.3.
The advantage of using opamp-controlled biasing is that it is possibleto precisely
control the current of the currentsource. Referring to Figure 5.8, the negative feedback
action causes the voltage at node INP to be equalto Veep thus:
VDD Vref I --- .
"ref
(5.5)
Since Rref and Vref can be adjusted off-chip, this gives a very convenient way to set the cur-85
Figure 5.8:Test cell with opamp-control ied biasing circuitry. Only nodes
labeled in bold font can be directly 'measured outside of the chip.
Table 4.3:Transistor dimension of the test cell.
M1 33.3/1.8
M2 33.3/1.8
M3 37.8/3.6
M4 42/4.2
M5 7.2/3.6
M6 8.4/4.2
M4' 42/4.2
6/1.8
Mg 45/1.8
M9 45/1.8
M10 4.2/2.4
M11 22.5/1.8
M3' 37.8/3.6
rent of a current source to the desired. value. In fact, this biasing structure allows the DAC
to be used as an MDAC (multiplying DAC).
The accuracy of Eq. (5.5) depends on the DC gain and DC offset of the opamp. The
bandwidth of the opamp plays a role when an AC signal is applied to Vref and loop stability86
needs to be guaranteed. A two-stageopamp with RC tracking compensation is designed;
the schematic is shown in Figure 5.9. M1M4, M5 and M8 forms the firststage, M6 and M7
constitutes the second stage. M9 and Cc.are used to realize left half plan (LHP) zero which
ibin
Table 4.4:Transistor dimensions of the (Tamp.
M1 6/1.8
M2 6/1.8
M3 12/1.8
M4 12/1.8
M5 9.6/2.4
M6 48/1.8
M7 15.6/1.8
JJ
M8 7.8/1.8
M9 6/1.8 I 1
lb 48/1.8
1
M20 tv13
M19
1NM
M11 3/1.8
M17 15.6/1.8
Mlq 9.6/2.4
M14 7.8/1.8
M15 7.8/1.8
M16 2.4/2.4
M17 6/1_,
M18 24/1.8
Mi9 6/1.8
M-20 24/1.8
F
M4 M6
Cc
M9 m
M2
M15 M12
M16 M13 M5
J
INP
M14 M8
M7
Figure 5.9: Two stage opamp with RC tracking compensation.(b)
ja)
p2and co, canceled! s plane
XXX >k
6)0 Wp4(°p3 wp2 0p1
c
Figure 5.1.0:Simplified model for opamp-controlled loop:(a)
schematic; (b) pole/zero location.
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cancels the corresponding pole caused by pole-Splitting action. M10--M12are used to bias
the gate voltage of M9 in such a way that the on-resistance of M9 is insensitiveto
temperature and-manufacturing variations (so- called 'tracking compensation' [651 ). Since
the opamp is used in a non-inverting configuration,a low voltage cascode .current mirror
(Ms., Mg, M13 and M14) is used to increase the CMRR (common mode rejection ratio) of
the opamp without reducing the common-mode input signalrange significantly. HSPICE
simulation shows 95 dB CMRR (assuminga perfectly matched input pair) can be achieved..
The transistor sizes are listed in Table 4.4.
Since the opamp is used in a configuration where extra poles exist in the feedback
branch (i.e. cascode amplifier stage with MgM4 Rfand C f), special care must be taken
to optimize the overall feedback system. A model to analyze the overall system is shown
in Figure 5.10(a), with the corresponding pole/zero location shownin Figure 5.10(b). In
Figure 5.10(a), RA, RB and CA, CB represent the total resistance and capacitanceat node A
and B, respectively. Including the cascode amplifier stage. the overall opamp-controlled88
system contains three stages: the two-stage opamp forms the first and second stage, while
the cascode amplifier becomes the third stage. The dominant pole ((no) is causedby the
pole -splitting action of Cc:
WP1=
gm6Cc
g AgB
(5.6)
while the second dominant poleopt1/ (Rref Cref) is caused by the output node of
cascode amplifier due to its heavy capacitance load. The HIPzero to, is caused by the RC
compensation and is equal to:
0)-4.
=
1
(5.7)
(5)3)
(5.9)
(5.10)
C ,(Rc 6
(0 4 and coare poles at much higher frequencies: P'
gB gm6
P'CB+ CAgB
CA Re
(0=gm4
c
In contrast to standard opamp design, where the L HPzero is used to cancel (0p3
(which is the pole after pole splitting by Cc.),(0, is used to cancel (0p2 instead. Although this
leads to non-optimal compensation of theoparnp itself, the stability and bandwidth of the
overall system can be optimized and improved. Figure 5.11 shows the simulated frequency
response of the opamp and the overall system, assuming Cref=5pF. Cc is chosen to be 5pF
as well. It can be seen from Figure 5.11(b) that an acceptable system frequency response is
achieved. This is the major reason whya two-stage opamp instead of a folded-cascode
opamp structure is adopted in this specific application..01,0,10 EELSIGN LOU 01111,141. SISTEM PERFNMAVCECE.51,CPEF.5P
too
137.74E'
10.0
I, °°
(a)
1.06
OvE171111 Sv STEM PESPDPSE [CFA. 1114 CASEDDE1C.5PLREF.SP
(b)
Figure 5.11:HSPICE simulation results: (a) opamp; (b)opamp
and cascode amplifier.
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The cloSed-loop frequency response of the (Tamp-controlled loop when imperfect .
pole/zero cancellation occurs (due to incorrect parasitic capacitance Cref, for example)can
be analyzed in the following way: ignoring the high frequency polescop3, coo and coo, the
open-loop transfer function of the entire controlsystem including opamp and cascode
amplifier) can be written as:
A(s) =
(i + s /0)0(1 + s/ co2)
A0(1 + s/coz)
Ao = A2
(5.11)
(5.12)
where A1 is the DC gain of the opamp ( A1----- 1800) and A2 is the DC gain of the cascode
amplifier ( A25.0 ). The closed-loop response can be written as:
A cl(s) A(s)
1 + A(s)
Aooyo2(1 + s/coz)
S2+ (A00)10)2 +z0)1 + WzW2)S/40z + (A0 + 1)(01(02
(5.13)90
Eq. (5.13) can be formulated into a standard second-order system:
ACL(s)
Aocol co2( 1 + s/coz)
2(Bo 2 S + S + 0)0
where Q is the quality factor and wo is the resonant frequency:
Q =Ao 0)10)2/0)z+ col + co2
V(A0 + 1)0).,(o2
(5.14)
(5.15)
coo = ,JA0coi (02 (5.16)
Thus, it can be seen from Eq. (5.14) that imperfect cancellation of pole/zero leads
to phase lead and complex poles, a fact which will be confirmed later in Section 6.2opamp
jest.
5.6 Summary
The second version of current-mode unit element DAC (UEDAC2) is described. A
single-ended switch driver is adopted to allow fast switching and to facilitate threshold
voltage adjustment, while cascode transistorsare used to improve output impedance.
Special considerations are given in the digital interface design, aimingat reducing
interference and clock jitter. An opamp-controlled bias cell is also included in UEDAC2
for comparison purposes. The chip is fabricated in the Orbit 1.2gm CMOS N-well, double
poly process and occupies 2000uin x 2000um. A floor plan of the chip is shown in
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Chapter 6. Test of UEDAC2
In this chapter, UEDAC2 is tested following the methodology of IJEDAC1 and
using the same test setup. First, DC testing is performedto measure the matching of the
current sources and their output impedance. Then, the opamp is tested with its controlled
current cell; both DC and AC performance are evaluated. Dynamic testing is then
performed and all of the proposed mismatch shaping algorithms (lowpass, bandpass and
modified mismatch shaping) are experimentally verified. Finallyan improved test setup
makes measurement of the delta-sigma DAC's SNR possible.
6.1 UEDAC2 DC Test
Figure 6.1 shows the measured element values forone UEDAC2 chip, normalized
to a nominal value of 250 ittA. The standard deviation is 1.22%, which is twice that of
UEDAC 1. Furthermore, the distribution of the element mismatch looks random, instead of
exhibiting the even symmetry seen in UEDAC1. To account for the above observations,
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Figure 6.1: Measured UEDAC2 currentsource values (normalized to 250 ILIA).93
remember that UEDAC2 utilizes current-mirror biasing, i.e. each element is independently
biased. The bias current in the main biasing circuitry (which consists of 16current mirrors)
is mirrored four times before it is replicated in the unit elementcurrent source. The
mismatch between all these current mirrors (threshold,geometry, process variation, etc.)
disguises any systematic distribution which might have otherwise beenpresent. Although
the matching of UEDAC2 is worse than UEDAC1,our main concern throughout the design
of UEDAC2 was to minimize interactions and dynamicerrors. Thanks to the benefits of
mismatch-shaping, the larger staticerrors should not be a performance-limiting factor.
The output impedance of UEDAC2 is measured with the help ofa high precision
volticuiTent meter, the Keith ley Model 619 ElectrometejMultimeter [66]. This instrument
has an input impedance of over 20T52 and hasa resolution of 5.5 digits. Thus; it can be
used to accurately measure the output impedance of the currentsource in UEDAC2, which
was not possible with UEDAC1 using an ordinary voltmeter.
The set-up for output impedance measurement is shown in Figure 6.2. By applying
an adjustable voltage source Vt, we can measure the corresponding current change 1. An
METER
RIN
L
R =1.5k=
DUT
(UEDAC2) x
Figure 6.2: Test set-up for measurement of output impedance of UEDAC2.94
off-chip resistor R is used to monitor the current-source'scurrent. The output impedance
rout of the current source is
A V
rout =
AVR (6.1)
where AV, and A VR= R Al are the voltage variation across the current source and the
resistor R, respectively. Eq. (6.1) can be further simplifiedto
A Vt
rout = R,
AVR (6.2)
where AVt is the voltage change of voltagesource Vt. The relative error introduced by the
simplification of Eq. (6.2) is
rout
(6.3)
which is negligible in our measurement. The loading effect of the voltmeter in thistest set-
up can be safely ignored, since the input impedance of the meter is over 2011/
Due to the triple cascode structure, the measured output impedance of UEDAC2 is
very high. about 300MQ.This value is sufficiently large that any effect caused by finite
output impedance will be negligible.
6.2 (Vamp Test
First, the DC gain of the opamp is measured. Since theopamp and the cascode
amplifier are connected inside the chip, the only measurable nodesare Vf and INP.
Meanwhile, only the closed-loop gain (Ad) can he measured; the open-loop gain (A0) has
to be calculated from the closed-loop gain result. Figure 6.3 shows the model for
calculation. Assuming no offset, the output voltage Vow.can be expressed asVout
Figure 6.3: Opamp close-loop measuremen;.- model.
+1V (6.4)
Whereas the DC offset Vcan be measured by subtracting Vin with Vow
V offV;riVow
can be measured by
Yvout
VAV
(6.5)
(6,6)
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The measured DC offset using Eq. (6.5) is about 20 mV. This isa relatively large
offset, compared with a commercial product (for example, the LF353,a wide bandwidth
dual JFET input operational amplifier, hasan offset about 6 mV). The reason for this large
offset is mainly due to the geometry mismatch, since the size of the input differential pair
is quite small in this design (6.0 lam x1.81ani).
With the help of the high-precision Keithley 619 voltmeter, A,can be measured
through Eq. (6.6). The measured A, is about 6000, which includes both the DC gain of the
opamp and the cascode gain stage. Since the gain of cascode stage is about 4.0 (which can
be measured by observing the voltage gain from `13Glb' to `INP'), the gain of theopamp
is about 1500. This deduction is further verified by the AC test shown below.(a)
(b)
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Figure 6.4:Closed-loop frequency response of the opamp-controlled
loop: (a) HSPICE simulation result; (b) experimental result. A load
capacitance of 30 pF is assumed in the simulation.
The closed-loop frequency response is measured by observing the output voltage
while sweeping input signal from DC to 20 MHz. Figure 6.4 shows the simulated (with
30 pF load capacitance) and measured opamp-cascode amplifier closed-loop frequency
response. The peak around 2MHz indicates the existence of complex poles. The quality
factor Qp and resonant frequency focan be calculate using Eq. (6.7) and Eq. (6.8) [67]:
A = 20l og Qp
j11/(4Q)
fo = Pe
(6.7)
(6.8)
where A is the maximum overshoot in dB,= 1,/(2Q )is the damping factor. The
result is Qp = 1.93 and f= 2.066MHz. The agreement between the simulated result
and the experimental result suggests theopamp meets our design specifications in terms of
DC gain and bandwidth. As pointed out in Section 4.3.4, due to the existence of the heavy97
0.6
0.4
0.2
-0.2
E
< -0.4
-0.6
-0.8
-5-4-3-2-10 1 2 345Time(us)
Figure 6.5: Measured step response of the opamp-controlled loop
capacitive load at the output node (which
.could not be determined exactly during the
design phase), the zero and pole do not cancel each other, leading to peaking in the fre:-.
quency response.
The step response is also measured for the opamp-cascode amplifier loop. One
result is shown in Figure 6.5. There is a relatively large overshootinthe step response
(about 50% of the peak value). Using Eq. (6.8) and Eq. (6.9), wecan calculate the damping
factor L: and resonant frequency (Do [67]:
r= 1 +e-ny
P (6.9)
whererpisthemaximum overshoot.ThecalculationgivesE = 0.23and
CO0 = 2.05 MHz, which agrees with our frequency response measurement quite well.
Therefore, it can be concluded that the measured opamp (together with its controlled bias-
ing loop) meets the DC and AC specifications of our design andcan be used to adjust the
bias current of the test cell.98
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Figure 6.6: Measured spectrum of UEDAC2 at f=500kHz: (a) no-shaping;
(b) first-order shaping (non--optimal bias).
6.3 UEDA.C2 Dynamic Test
63.1 Lowpass mismatch shaping
First, the performance of the DAC is measured with lowpass mismatch shaping.
Figure 6.6 shows the measurement when the DAC is clocked at f= 500KHz. When no
shaping is employed, the observed harmonic distortion is HD2 =-60 dB and HD, =-65 dB,
respectively. After mismatch shaping is applied; the harmonic distortion decreases
significantly, but the second harmonic is still visible.
The measured HD2 as a function of the sampling frequency is shown in Figure 6.7,
where the ideal (simulated), no-shaping and first-order shaping conditions are compared.
As we have seen before in the test of UEDAC1, when first-order mismatch shaping is
applied, HD2 is proportional to the clock frequency, eventually exceeding the no-shaping
level. This frequency dependence indicates that dynamic effects dominate the static
mismatch error when the DAC is operating at high speed.99
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Figure 6.7: Measured HD2 of UEDAC2 as a function of the sampling
frequency (Vbias is not optimized).
To verify experimentally that the source of dynamic error is unequal on/off delay,
the spectrum analyzer's output can be observed while the threshold voltage of the single-
ended clock driver (1/bias in Figure 5.4) is adjusted. Figure 6.8 compares the measured
spectra at two values of Vbi,: Referring to Figure 5.4, increasing the bias current value
leads to higher Vbias, while decreasing the bias current results in lower Vbias. Since the bias
voltage changes the symmetry of the output waveform; its value has a direct effecton the
linearity of the DAC.
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Figure 6.8: Effect of adjusting Vbias on HD2 of UEDAC2 (fs=2MHz):
(a) before adjustment; (b) after adjustment.100
A further measurement indicates that there exists an 'optimal' bias voltage Vbi_opt
for minimum HD2. Figure 6.9 shows the measured HD2versus I,at fs=2MHz. It can be /bias
seen that Vbias_opt is around 3.7 V. At first glance it seems that this result is illogical: if the
input digital signal has a 0-5V swing and thepower supply for the DAC is also 5V, then.
Vbias_opt should be around the mid-point of the power supply (about 2.5V). An explanation
for this apparent contradiction is the following: with the nominal bias current (25 uA), Vbic,
is around 4.07V. Assume the input digital signal has finite rise/fall time (as shown in
Figure 6.10), it takes a certain time tdr to turn on Mi(i.e. to steer current from M2) when Din
goes high. When Din goes low, it takes only tdf to turn off M1 and turn on M2. Since td, is
larger than tdf (the exact amount also depends on the edge rates of the input digital signal),
a non-symmetrical Output voltage waveform results and this asymmetrycauses distortion.
it thus makes sense to shift the threshold voltage Vbias to 2.5V to make the rise /fall delays
equal. However, the discharge current /p from parasitic capacitance CC will flow through
current source /0, which tends to compensate the current flowing through M2. This effect
delays the output fall waveform.. These two effects coexist in the DAC and act conversely
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Figure 6.9: Measured HD2 versus Vb.., (6=2MHz).
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Figure 6.10: Rise/fall characteristic of UEDAC2.
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to each other. Thus, Vbias_opt can not he chosen to be 2 .5V,otherwise theeffect t will
dominate and result in delayed fall timeVbiaS _optcan not be too high (such as 4.07V), siticc
the threshold voltage delay will become dominate. Therefore, according to HSPICE
simulation. for best rise/fall symmetry,Vbi_OPtshould be around 3.70V.
The above analysis has been verified by HSPICE simulation as well. Figure 6.11
shows the output waveform outp(t) and ottin(t) ofone element in UEDAC2. It can be seen
that higher Vbia, (4.07V) or lower Vbias (2.5V) results in mismatched rise/fall waveforms.
Only when Vbia, is around 3.70V does the output waveform become nearly symmetrical.
Figure 6.11(b) also shows the calculatederror signal es(t) (using Eq. (3.29)) with 17,(t)
waveforms imported from HSPICE simulation. Three different bias conditionsare
compared, together with the spectra of e3(t) shown in the third row of the same picture.
Only under the optimal bias condition does es(t) havea 'doublet' waveform which contains
little low-frequency energy, which translates into little in-band noisepower. By using
Eq. (4.12) and Eq. (4.13), we can get the in--band noisepower Pe and the error coefficient102
k listed in Table 4.5. The sampling clock frequency is 20 MHz. Itcan be seen that optimal
biasing results in more than a hundred- fold reduction in the in-band noisepower.
Table 4.5:Calculated in-band noise power and error
coefficient
Vbias(') 2.5 4.07 3.7
3.0x10-4 2.16x10-4 1.48x10-6
k 0.0173 0.0147 0.0012
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Figure 6.11: Rise/fall characteristic of UEDAC2: (a) Vbias=2.5V; (b) Vbias=4.07V; (c)
Vbias=3.70V. The first row shows output waveforms, the second row shows the error
signal es(t) and the third row shows the Es(f) spectrum. fb is the band of interest.103
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Figure 6.12: HD2 versus sampling frequency under optimal bias condition.
With the optimal threshold voltage, the HD2 of the DAC with mismatch-shaping is
improved by 10 dB. Figure 6.12 shows the measured HD2 versus sampling frequency
under the optimal bias condition. It has been observed that Vbias has to be lowered to get
optimal performance asI,increases. Thus, even though the linearity of the DAC can be
improved by careful adjustment of the threshold voltage, this is not a reliable method in
practice. Section 6.3.3 will show that modified mismatch shaping (MMS) offersa more
elegant solution.
6.3.2 Bandpass mismatch shaping
To test the effectiveness of the bandpass mismatch-shaping algorithm, a sixth-order
bandpass modulator with 17 level quantization is designed and implemented. A simple
z ---> z2 transformation applied to the prototype third-order lowpass modulator results in
the structure shown in Figure 6.13. This bandpass modulator has its center frequency
located at f5/4 and preserves all the characteristic of the lowpass modulator (suchas
SNR, stability, etc.).104
Figure 6.14 shows the measured spectrum of the bandpass delta-sigma DAC when
clocked at fs= 500 kHz. A zoomed-in measurement is shown in Figure 6.15. It can be
seen in this figure that after bandpass mismatch shaping is applied, the noise floor decreases
by about 14 dB. As was the case for the lowpass DACtest, the measurable in-band SNR is
limited by the spectrum analyzer. Amore accurate SNR measurement will be performed
later. with the help of a notch filter.
Since the signal is applied near f ,all the signal harmonics are located outside
the band of interest, but the intermodulation termscan be observed in the experiment. In
Figure 6.15(a), a single-tone test is performed. Because of folding, the third-order and fifth-
Figure 6.13: System diagram of a 6th-order bandpass delta-sigma modulator.
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Figure 6.14: Measured spectrum of the 6th-order bandpass DAC (fs=500kHz).(a) 0
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order harmonics occur at offsets 34f and +54,respectively, where Af is the offset of
the fundamental from the center frequency.106
After mismatch shaping, HD3 and HD5 are reduced from -64 dB and -69 dB to less
than -95 dB. Thus, mismatch-shaping greatly improves the linearity of the bandpass DAC
in our experiment.
The above argument isfurther verified with a two-tone test shown in
Figure 6.15(b). The third-order and fifth-order IM products are found to be
IM3 = 2 ff andIM3 = 2f2 f
c (6.10)
IM5 = 3f1-2f2 andIM5 = 3f2-2f1, (6.11)
assuming f2>fj. Again, after mismatch shaping, these IM terms are suppressed by more
than 20 dB.
The effect cf dynamic 'error on the output of a bandpass deltasigtha DA( is also
examined. It is found that the mismatch shaping DAC shows the same degree of sensitivity
to mismatched riseifali characteristic as the no-shaping DAC does. This conclusion is
drawn from the fact that as the threshold voltage Vbi varies, the measurable in-band noise
and intermodulation products (which are out of band) remain almost the same. The exact
effect of the dynamic error on the SNR will be investigated further with the notch filter.
The reason for this immunity to the dynamic error for a bandpass mismatch shaping
DAC is due to the algorithm employed: the element selection algorithm in bandpass
mismatch shaping is to use the elements repeatedly, therefore, the element switching
activity is almost the same whether shaping is applied or not. This can be best illustrated
by referring to Figure 6.16, which compares the element selection methods between
mismatch shaping and no shaping. Since the dynamic error is proportional to the element
switching activity, the dynamic error is the same. Figure 6.17 shows the simulation result
which supports the above analysis.107
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Figure 6.16: Comparison of the element selection patterns and switching
activity:(a) no mismatch shaping; (b) mismatch shaping. L(n) denotes
number of elements switching in each clock cycle.
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6.3.3 Modified mismatch shaping
As discussed in Section 6.3.1, dynamicerrors limit the performance of a lowpass
mismatch shaping DAC, especially at high sampling frequencies. Optimal biasingcan
improve the linearity, but it is not an attractive method because of the need for tuning.108
Modified mismatch shaping (MMS),a system-level algorithm proposed in Chapter 3,
offers a better solution.
UEDAC2 is used as a test bed for MMS testing. Due to the limited hardware
capacity of the XC4010E; only eight out of sixteen unit elements of UEDAC2are used for
the verification of MMS. Thus, a 9-level delta-sigma DAC. replaces the 17-levelprototype.
The experimental result for L---=2MHz is shown in Figure 6.18. First-order misrnatch
shaping attenuates the noise floor and reduces harmonic distortion when compared with the
no-shaping case; but HD2 is still about-73 dB After MMS is applied, it attenuates the noise
floor and virtually eliminates the harmonic distortion. Over 85 dB of Spurious free dynamic
range (SFDR) is achieved
Since the MMS algorithm tries to reduce the d inamicerror, itiinherently
insensitive to dynamic effects suchas mismatched on/off delay. The experimental results
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Figure 6.18: Measurement of the 9-level lowpass delta-sigma DAC (f,..--1.92MHz):
(a) no shaping; (b) first-order shaping; (c) modified mismatch shaping.109
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Figure 6.19:HD2versus threshold voltageVbiaswhen MMS is applied.
of Figure 6,19, whereHD2is plotted as a function of Vbjas, show thatHD2is virtually
independent of Vbi, confirming that element dynamicsare irrelevant.
Figure 6 20 shows the measuredHD2versus sampling frequency when MMS is
applied. For comparison purposes theHD2with first-order shaping (without optimal bias)
is also plotted on the same graph. This graph shows thata significant improvement can be
obtained, especially at high sampling frequencies.
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Figure 6.21: Measured HD2 versus sampling frequency with Vbias
adjustment and MMS method.
It is necessary to compare the two methods used in our experiment to improve:DAC
linearity. On.e is the manual adjustment of libas, the other is the ;Ni1.1\4$
Figure 6.21 shows the comparison of the measured HD2 with Vhi,, adjusted at each
samphng frequency to give the lowest HD2 with the MMS algorithm. At low sampling
frequencies, both methods provide the same performance in teinis of linearity. Butas fs
increases, the DAC using MMS method hasa smaller HD2 compared with. the Vbias
adjustment method. When the sampling frequencygoes into the range over 4MHz, MMS
generates larger HD2 and its performance degrades rapidly as the sampling frequency
increases further. The reason for this degradation is due to the speed limitation of the FPGA
we used in our experiment as the MMS method involves intensive digital computation
(namely sorting), the FPGA used in this experimentcan not operate accurately at such high
speed. However, if MMS is implemented ina custom IC with today's advanced submicron
technology, it is quite practical to operate MMS correctly ata much higher speed.111
6.4 Notch Filter for SNR Measurement
It has been demonstrated that mismatch shaping can reduce the harmonic distortion
in a multi-bit delta-sigma DAC. Since the SNR cannot be directly measured by the
spectrum analyzer when a large signal tone exists, other approaches must be taken for this
measurement. In this section, the SNR is measured after notching out the signal.
The principle of using a notch filter for SNR measurement is that by removing die
signal tone at the output of the DAC, the spectrum analyzer will not be overloaded by the
presence of a large signal. In our test setup, a second-order active RC notch filter, shown
in Figure 6.22 [681, is designed and implemented. The notch filter implements he
following dansfer function:
H(s) =
S(00
2 2
S(W00/ Qfw9
(612)
where Q is the quality factor and uv, is the notch frequency. Inour implementation, .
choose f 0= col(lit) = 3.9 kHz, Q= 0.707. The numbers shown_ in parentheses in
Figure 6.22 are the actual element values-used in the circuit. The LF353 is selected for the
opamp due to its high speed (4MHz gain-bandwidth product) and high linearity (0.02%
1
1 /coo
(445k) 0/co,
(300k)
1
HI
(91pF)
Figure 6.22: A second-order notch filter for SNR measurement.112
distortion with 15V peak to peak output) [69].
The notch filter is implemented on the test board to notch out the signal tone at 3.91
kHz, when a 500 kHz sampling frequency is applied. The measured notch filter frequency
response is shown in Figure 6.23. It should be noted that due to resistor and capacitor
tolerances, the position of the notch and the height of the dip will be affected. Specialcare
has been taken to minimize these effects
The SNR of the 17-level DAC is measured when first-order mismatch shaping and
no shaping are employed. It is found that the measured noise floor from the spectrum
analyzer is about -124 dBm/Hz when first-order shaping is used. This gives 85 dB SNR in
an 8 kHz bandwidth. When no mismatch shaping is employed, the in-band noise floor can
hedirectly measured without the notch filter (in fact, after the notch filter is adopted,we
observed the same noise floor as the noise floc,. directly observed at the output of
UEDAC2). Under this condition, the SNR is only 73 dB.
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Figure 6.23: Measured notch filter frequency response.113
The noise contribution of the notch filter itself is also measured. It is found that with
zero input to the DAC, the noise floor at the output of UEDAC2 is -143 dBm/1-1z
(referenced to a 5052 resistor), but the noise floor at the output of the notch filter is -123
dBmiHz. Thus, the notch filter contributes about 20 dB of noise in the band of interest,
which sets the fundamental limit in our overall SNR measurement. Choosinga low-noise
operational amplifier or redesigning the notch filter using passive elements and smaller
resistors would help to reduce the noise contributed by the notch filter.
It is also found that there exists a 'critical' value for the output swing of the DAC.
When the amplitude of the sine wave output exceeds 1.2Vp_p (or -2.0 dBm interms of
power), the observed noise floor at the output of the notch filter goesup about 10 dB. Two
possible error sources might be responsible for this abrupt increase of the noise floor:one
is the DAC itself which introduces this large amount of noise abovea certain .bias current
level (or operates in large signal mode); the otherone is the notch filter which produces
higher noise when it takes a large input from UEDAC2. Experiments have been carriedout
to identify the actual source of trouble: the extra noise floor with large output signal does
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Figure 6.24: Measured UEDAC2 waveform. (a) before notch
filter; (b) after notch filter.114
not come from the DAC itself, since when we change the bias current and load resistor, this
`critical' signal level does not change: it is always around I .2V peak-to-peak regardless of
the bias current and load resistance. Therefore, these extra noise mustcome from the notch
filter. As shown in Figure 6.24(a), the output of I_TEDACL consists of step-like signals,
which can drive the opamp into the nonlinear operation region and result inan increased
noise floor.
The analysis above has been verified by adding a passive lowpass filter after
IJEDAC2 and before the notch filter. A first-order RC filter is usedto suppress the high
frequency noise before it is fed into the notch filter. Aswe expected, the 'critical' value of
the output increases; now a 2.4 V
P-Poutput can be tolerated without overloading the notch
filter. Thus, the highest measurable SNR in this configuratiOis about 8$ dB.
It has been shown in previous sections that dynamic errors have a significant effect
upon the linearity of the DAC when mismatch - shaping is employed. However, the effect
of dynamic error on the SNR of the DAC is notso obv ous. In our experiment, when we
adjust the threshold voltage Vbias by changing the bias current, we observe any
significant change of the noise floor at the. outputof the notch filter when first-order
mismatch shaping is applied. This agrees with our simulations which suggest that dynamic
errors have much greater effect on distortion than on the noise level of the DAC.
The SNR of a bandpass delta-sigma DAC is also measured. As in the lowpasscase,
the noise floor of the DAC can only be measured after the notch filter is applied. An 85 dB
SNR is measured when the modulator is operated at. =500 kHz and OSR=32.
Finally, the SNR performance of zero-order mismatch shaping, first-order
mismatch shaping and modified mismatch shaping with a 9-level delta-sigma DACare115
compared in Figure 6.25. In this graph,an optimal threshold voltage is used to give the best
linearity for first-order shaping. When no shaping is applied, mismatcherror introduces
large amount of noise in the band of interest and the notch filter's dipcan be clearly
identified in Figure 6.25(a). When first-order mismatch shaping is applied,as discussed
before, the in-band noise is limited by the notch filter. Over 85 dB SNRcan be measured.
When MMS is applied, we can see there is a slightly increase in the noise floor at theupper
portion of the band of interest. This is due to the compromise inherent in the MMS
algorithm: minimizing the dynamic effectscauses a slightly degradation inthe
effectiveness of the mismatch shaping. This results in an SNR about 82 dB for MMS. The
slight SNR degradation for MMS is consistent with the simulation results of Chapter 3.
En Chapter 5, scrambling of the input sv vector was used in the design of the digital
interface of 1JEDAC:2 to minimize crosstalk and inteFfernice between the elements and the
reference current. In the experiment, UEDAC2 shows thesame linearity and SNR when
scrambling is enabled and disabled under mismatch- shaping condition. This suggests that
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Figure 6.25: Measured UEDAC2 spectrum after the notch filter: (a) no-
shaping; (b) first-order shaping; (c) modified mismatch shaping.116
thanks to careful layout, the interference of the analog and digital portion of thesystem is
not a significant error source.
6.5 Summary
In this chapter the second generation unit element DAC (UEDAC2) is used to
experimentally verify various mismatch shaping algorithms. Measurements show that fifst-
order mismatch-shaping can improve the SNR and linearity bymore than 10 dB, compared
with the no-shaping condition. The linearity provided by first-order shaping is limitedat
high speed applications due to .dynamic effects. Modified mismatch shaping has been
proven to be an effective way of minimizing the dynamic effects while shaping the element
mismatch error in the band of interest, at the cost of a slightly increased noise floor.
Compared with UEDAC1, LIEDAC2 with optimal bias bas over to times tamer liriearity
in high frequency applications.Chapter 7. Conclusions
7.1 Summary
117
Delta-sigma ADCs and DACs were introduced in Chapter 2. The advantages of
multi-bit quantization were highlighted and existing mismatch-shaping methodswere
briefly reviewed.
In Chapter 3, the principle of mismatch-shaping was introduced, followed by an
illustration of lowpasS mismatch-shaping and the newly proposed bandpass mismatch-
shaping. To overcome the static mismatch error and dynamic error existing ina continuous-
time multi-bit delta-sigma modulator, modified' mismatch shaping was developed. The
implementatiov considerations for these rc ismatch-shaping schemes were covered.
In Chapter 4, the first version of a unit-element DAC (UEDA.C1) was tested.
Experimental results confirmed the effectiveness of lowpass mismatch shaping algorithm.
at low frequencies. Various error sources were analyzed in order to find the cause of the
high- frequency performance degradation. Mismatched on/off delay was identified as the
major source of error.
A second version of the unit-element DAC (UEDAC2) was designed in Chapter 5.
The goal was to achieve higher performance at higher speed, compared to UEDAC I. A
single-ended switch driver was adopted in the design for fast switching and the flexibility
of on/off delay adjustment. Local current biasing and an improved digital interfacewas
developed to minimize the effect of clock jitter and the interaction between the unit
elements and the reference current.118
In Chapter 6, UEDAC2 was tested with the proposed mismatch shaping schemes.
The experimental results further confirm the effectiveness of those mismatch shaping
algorithms. A higher linearity (over 80 dB SNIP. and SFDR) delta-sigma DAC operatedat
higher speed (up to 20 kHz signal band), has been achieved through theuse of the modified.
mismatch shaping.
7.2 Future Work
Modified mismatch shaping tries to minimize the dynamicerror by in;i., the
switching events per period nearly constant. An obvious improvement would beto make
the number of switching events per period havea noise-shaped spectrum. First-order
modified mismatch shaping suffers approximately 3dB noise penalty cornpared with the
DW A. algorithm. Thus, the development elfa second -order MMS could help to achieve
better suppression of the in -band noise.
Further theoretical work can be done to deepen the understanding and impiOve the
performance of the mismatch-shaped DAC. The stability of high-order systems, the design
of optimal vector quantizers (including dithering), theuse of non-unit elements; and the
optimal realization of the selection logicare all fertile areas for study.[1]
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